- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Integrations
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Software Integrity
Integrations
< Solutions
< Solutions
< Solutions
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Software Integrity
Partners
< Software Integrity
Blog
< main menu
Software Integrity
Software Integrity
+
Tools & Services
Integrations
+
Solutions
+
Training
Customers
+
Resources
Partners
Blog
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
Frontiers in Digital and Custom Design
Frontiers in Digital and Custom Design Blog
I’m always excited to hear stories from customers that are deploying advanced techniques with Custom Compiler™ to improve their productivity.
As the HPC industry is moving towards a heterogeneous computing model, Synopsys and NVIDIA engineers have been working together to use GPUs to accelerate circuit simulation technology.
The Artificial Intelligence (AI) track at the 2021 event offers a real mix of insights and various aspects of AI-based design, the challenges and successes, and in many cases, a much better, efficient way of incorporating strategies and methodologies.
We have an incredible lineup! There are 200+ technical presentations, tutorials and panels across 18 technology tracks
We have an incredible lineup! There are 200+ technical presentations, tutorials and panels across 18 technology tracks
Criteria for devices tested continually changes. How can you turn worst-case scenarios into best case scenarios when designing an SoC?
PPA targets are pre-defined values driven by multiple static metrics, including clock and data path timing, power consumption at specific voltage levels and floorplan sizes and shapes.
Archives
- Making IC Test Faster and More Accessible: Part 1 - October 2020
- Parasitic Extraction Requirements Driven by Custom Design - July 2020
- Machine Learning Everywhere - June 2020
- The Need for 3D IC Packaging and Design Evolution - May 2020
- AI Chips Driving Need for the New Test Implementation Methodologies - December 2019
- EDA Forms the Basis for Designing Secure Systems - March 2019
- MISing in Signoff - February 2019
- A Paradigm Shift With Vertical Nanowire FETs for 5nm and Beyond - December 2018
- Physical Verification in the Cloud - November 2018
- Is Synthesis Still Process-Independent? - September 2018
- It's All About Staying Ahead of the Test Challenges Curve - August 2018
- "Good Enough for Government Work?" - July 2018
- Design Flows at 5nm and Beyond - May 2018
- In-Design Rail Analysis is a Beautiful Thing - April 2018
- Regain Your Power With Machine Learning - March 2018
- 3D Extraction Necessities for 5nm and Below - February 2018