BLOG Mar 13, 2026/4 min read BLOG Digital Engineering Transforms Chips for the Future By Jayraj Nair Tags: Signal & Power Integrity, Design, Signoff
BLOG Mar 12, 2026/5 min read BLOG How To Get Good Activity Data To Improve Your Dynamic Voltage Drop Analysis By Eldo N Baby Tags: Signal & Power Integrity, Design, Signoff
BLOG Mar 11, 2026/4 min read BLOG New Synopsys Multiphysics Fusion™ Technology Set to Transform Chip and Product Engineering By Marc Swinnen Tags: Multi-Die, AI & Machine Learning, 3DIC Design, About Synopsys, Physical Implementation, Energy-Efficient SoCs, Signoff, Engineering Central, Signal & Power Integrity, Fusion Technology, Design, Fusion Design Platform, 5nm and Below, HPC, Data Center
BLOG Mar 03, 2026/4 min read BLOG Accelerating Multi-Die Innovation: How Synopsys and Samsung are Shaping Chip Design By Amlendu Shekhar Choubey Tags: Multi-Die, AI & Machine Learning, 3DIC Design, About Synopsys, Physical Implementation, Interface IP, Signoff, Engineering Central, Silicon Lifecycle Management, Signal & Power Integrity, Design, Manufacturing, Design Technology Co-Optimization, Silicon IP
BLOG Jan 22, 2026/5 min read BLOG From Concept to Tape-Out: SiMa.ai Achieves Bug-Free A0 Silicon for Physical AI By Greg Sorber Tags: RTL Synthesis, AI & Machine Learning, Physical Verification, Prototyping, Emulation, About Synopsys, Physical Implementation, Interface IP, Energy-Efficient SoCs, Signoff, Customer Spotlight, Signal & Power Integrity, Design, Fusion Design Platform, HPC, Data Center, Processor Solutions, Silicon IP, Verification, Formal Verification
BLOG Dec 04, 2025/4 min read BLOG 3D Chips: Socionext Achieves Two Successful Tape-Outs in Just Seven Months By Shekhar Kapoor Tags: Multi-Die, RTL Synthesis, AI & Machine Learning, Test, 3DIC Design, About Synopsys, Physical Implementation, Interface IP, Foundation IP, Signoff, Customer Spotlight, Cloud, Silicon Lifecycle Management, Signal & Power Integrity, Design, Fusion Design Platform, 5nm and Below, HPC, Data Center, Silicon IP, Verification
BLOG Oct 14, 2025/3 min read BLOG AI Chips: Why Pre-Silicon Planning Is Critical By Scott Knowlton, Kamal Desai, Sumit Vishwakarma Tags: Multi-Die, AI & Machine Learning, Signal & Power Integrity, Simulation, Design, About Synopsys, Interface IP, Energy-Efficient SoCs, Foundation IP, Silicon IP, Verification, Virtual Prototyping
BLOG Oct 07, 2025/5 min read BLOG Arm and Synopsys: Delivering an Integrated, Nine-Stage “Silicon-to-System” Chip Design Flow By Frank Schirrmeister Tags: AI & Machine Learning, Debug, Prototyping, Simulation, Emulation, About Synopsys, Interface IP, Energy-Efficient SoCs, Foundation IP, Interface IP Subsystems, Verification IP, Virtual Prototyping, Silicon Lifecycle Management, Signal & Power Integrity, Design, Security IP, HPC, Data Center, Silicon IP, Verification
BLOG Oct 01, 2025/3 min read BLOG Shaping the Future of Semiconductor Design Through Collaboration: Synopsys Wins Multiple TSMC OIP Partner of the Year Awards By Arun Bhattacharya Tags: Multi-Die, AI & Machine Learning, RF Design, 3DIC Design, About Synopsys, Interface IP, Silicon Lifecycle Management, Signal & Power Integrity, Design, Design Technology Co-Optimization, Photonic, Silicon IP, Analog Design
BLOG Sep 16, 2025/3 min read BLOG Customizing Foundation IP to Meet Low-Voltage Requirements By Andrew Appleby, Mohammad Tanveer, Daryl Seitzer Tags: Customer Spotlight, Low Power, Memory, Signal & Power Integrity, Design, About Synopsys, Energy-Efficient SoCs, Foundation IP, Silicon IP, Verification
BLOG Sep 09, 2025/4 min read BLOG How to Improve the Power Efficiency of AI Chips By Godwin Maben Tags: Low Power, AI & Machine Learning, Silicon Lifecycle Management, Signal & Power Integrity, Design, About Synopsys, Energy-Efficient SoCs, Verification
BLOG Jul 08, 2025/4 min read BLOG Solving Analog Design Challenges to Power Our Digital World By Sumit Vishwakarma Tags: Cloud, AMS Verification, AI & Machine Learning, Memory, RF Design, Signal & Power Integrity, Design, About Synopsys, AMS Simulation, Energy-Efficient SoCs, Verification, Analog Design
EDA
System
IP
SolvNetPlus
Training & Education
