EDA
System
IP
SolvNetPlus
Training & Education
BLOG
Apr 15, 2026/4 min read
From this Author
ARTICLE
Jul 17, 2025/8 min read
WEBINAR
May 06, 2025
WEBINAR
Apr 30, 2025
WEBINAR
Apr 10, 2025
ARTICLE
Oct 16, 2024/8 min read
ARTICLE
Jul 17, 2024/7 min read
BLOG
Mar 12, 2024/4 min read
ARTICLE
Jan 16, 2024/12 min read
BLOG
Sep 08, 2023/5 min read
BLOG
Jun 16, 2023/9 min read
ARTICLE
Jan 17, 2023/6 min read
BLOG
Sep 05, 2022/6 min read
ARTICLE
Apr 16, 2022/7 min read
BLOG
Jan 18, 2022/5 min read
ARTICLE
Oct 18, 2021/7 min read
WEBINAR
White Paper
White Paper
Co-Packaged Optics for Multi-Die Designs
Madhumita Sanyal
Madhumita Sanyal is a senior staff technical product manager for the high-speed SerDes PHY IP portfolio for the Synopsys Solutions Group. She has over 17 years of experience in design and application of ASIC WLAN products, logic libraries, embedded memories, and mixed-signal IP. Madhumita holds an M.S. in electrical engineering from San Jose State University and completed the LEAD program at Stanford University.
Ask
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.