EDA
System
IP
SolvNetPlus
Training & Education
BLOG
Oct 13, 2025/5 min read
From this Author
Jon Colburn
Jon Colburn is Chief Architect at Synopsys Inc., leading innovation in hardware analytics, silicon lifecycle management (SLM), and DFx solutions. With over 25 years in VLSI testing and design-for-test (DFT), he was previously a Distinguished Engineer at NVIDIA driving advancements in test compression, design-for-yield, and semiconductor testing. Jon holds an M.S. in Computer Engineering from UC Santa Cruz, specializing in fault modeling and ATPG development. Renowned for his expertise in scan fabric, test automation, and structural test integration, he spearheads cross-functional initiatives that unify test, telemetry, and diagnostics to deliver scalable, high-reliability solutions across complex SoC and multi-die systems.
Ask
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.