- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+
Software Integrity
+
Semiconductor IP
+
Verification
+
Design
+
Silicon Engineering
+
Optical Solutions
< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST)
Mobile Application Security
Penetration Testing
Managed Static Analysis
< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+
Application Security Products
+
Application Security Services
+
Resources
+
Training & Education
Blog
Support
< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors
Embedded Vision Processors
Development Tools
Operating Systems
Ecosystems
ASIP Tools
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive
Cloud Computing
Financial Services
Industrial Controls Systems
Healthcare
< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM)
Maturity Action Plan (MAP)
Policies & Standards
Security Metrics
Software Security-in-a-Box
< Software Security
< Software Security
Support
< overview
Software Security
+
Software Security Services
Managed Services
+
Program Development & Design
+
Training
Support
< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
< Community
< Community
< Community
Interoperability
ARC Access
HAPS Connect
HSPICE Integrator
In-Sync
System-Level Catalyst
TAP-in
VC Apps Access
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< About Us
< About Us
< About Us
< About Us
< About Us
VC Verification IP for MIPI SLIMbus
Synopsys® VC Verification IP for MIPI SLIMbus provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve accelerated verification closure of MIPI SLIMbus based designs.
Synopsys VC VIP, based on its next generation architecture and implemented in native System Verilog/UVM, runs natively on all major simulators. VIP can be integrated, configured and customized with minimal effort. Test bench development is accelerated with built-in verification plan and functional coverage.
Protocol Features
- MIPI SLIMbus 2.0 spec
- Supports DATA, Bus and Device control on a single bus
- Operation on Data line 0 to 7
- Bi-directional clock line and data line
- All core messages
- All SLIMbus transport protocols Isochronous, Pushed, Pulled, Asynchronous (Simplex, half-duplex)
- Multiple, concurrent sample rates on a single bus
- Collision Detection for Data channel and Message channel
- Full clock pause
- Active Framer clock recovery mechanism
- Error handling mechanisms
- Dynamic clock frequency change for optimizing bus power consumption
- Established framework for Device creation
- All protocol supported resets