Products
Solutions
Services
Community
About Us
SolvNet
Global Sites
日本サイ ト
中文网站
All Products
Software Integrity
Semiconductor IP
Verification
Design
Silicon Engineering
Software Integrity
Application Security Testing
Software Security Services
Program Development
Semiconductor IP
Interface IP
Memories & Libraries
Analog IP
Processor Solutions
IP Subsystems
Security IP
SoC Infrastructure IP
IP Accelerated
Market Segments
Verification
Verification Continuum
Simulation
AMS Verification
Static & Formal Verification
Debug & Coverage
Verification IP
Virtual Prototyping
Emulation
Prototyping
Design
Galaxy Design Platform
RTL Synthesis
Synthesis-Based Test
Physical Implementation
Custom Implementation
Signoff
Physical Verification
FPGA Design
Lynx Design System
Silicon Engineering
TCAD
Mask Synthesis
Mask Data Prep
Yield Management
Optical Solutions
LightTools
CODE V
LucidShape
RSoft
Application Security Products
Fuzz Testing
Interactive Application Security Testing (IAST)
Software Composition Analysis
Software Testing Optimization
Static Analysis (SAST)
Threat Intelligence
Application Security Services
Dynamic Analysis (DAST)
Mobile Application Security
Penetration Testing
Managed Static Analysis
Resources
Reports
Case Studies
Datasheets
eBooks
Glossary
Knowledge Database
Podcasts
Standards & Compliance
Videos
Webinars
Whitepapers
Training & Education
Software Security Courses
Product Education
Blog
Support
Interface IP
USB
PCI Express
DDR
MIPI
CCIX
Bluetooth
Ethernet
HDMI
SATA
Mobile Storage
Multi-Protocol PHYs
IP Prototyping Kits
IP Virtualizer Development Kits
Interface IP Subsystems
All Interface IP
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
Analog IP
Data Converters
Audio Analog Codecs
Processor Solutions
ARC Processors
Embedded Vision Processors
Development Tools
Operating Systems
Ecosystems
ASIP Tools
IP Subsystems
ARC Data Fusion IP Subsystem
ARC Sensor & Control IP Subsystem
ARC Audio IP Subsystem
Interface IP Subsystem
Security IP
Root of Trust
Cryptography IP
Content Protection
Security Protocol Accelerator
Market Segments
Internet of Things
Automotive
Cloud Computing
Mobile
IP Accelerated
IP Prototyping Kits
IP Virtualizer Development Kits
IP Subsystems
SoC Infrastructure IP
DesignWare Library
Foundation Cores
minPower Components
Verification IP
Verification
Verification Continuum
Simulation
AMS Verification
Static & Formal Verification
Debug & Coverage
Verification IP
Virtual Prototyping
Emulation
Prototyping
Solutions
Aerospace & Defense
Automotive
Low Power
Blogs
A View from the Top
Hitting the Mark
InFormal Chat
VIP Central
Design
Galaxy Design Platform
RTL Synthesis
Synthesis-Based Test
Physical Implementation
Custom Implementation
Signoff
Physical Verification
FPGA Design
Lynx Design System
Power Electronic Systems
Power Electronics
Wire Harnesses
Optical Solutions
LightTools
CODE V
LucidShape
RSoft
Silicon Engineering
TCAD
Mask Synthesis
Mask Data Prep
Yield Management
Solutions
Solutions
Automotive
Internet of Things
Advanced Low Power
FinFET
Industry Solutions
Automotive
Cloud Computing
Financial Services
Industrial Controls Systems
Healthcare
Mobile Devices
Technical Platforms
Verification Continuum
FPGA Design
Galaxy Design Platform
All Services
Software Security
Silicon Design
Software Security
Professional Services
Managed Services
Program Development & Design
Training & Education
Silicon Design
Methodology Consulting & Flow Deployment
Physical Design & Assistance
ARM Core Hardening & Optimization
Hosted Collaboration Services
Support
SolvNet
Training & Education
Global Support Centers
Licensing, Installation & Compute Platform
Software Security Professional Services
Embedded Software Testing
Insider Threat Detection
Red Teaming
Secure Coding Guidelines
Software Architecture & Design
Thick Client Testing
Managed Services
Program Development & Design
Maturity Model (BSIMM)
Maturity Action Plan (MAP)
Policies & Standards
Security Metrics
Software Security-in-a-Box
Training
Software Security Courses
Product Education
Support
Silicon Design Services
Methodology Consulting & Flow Deployment
Physical Design & Assistance
ARM Core Hardening & Optimization
Hosted Collaboration Services
Support
Support Center Locations
Licensing
Installation
Compute Platforms
SolvNet
Documentation
Open a Support Case
Download Center
Training
Course Catalog
Training Options
Community
Community
Community Overview
Software Integrity Community
SNUG
Conferences
Keynotes
Proceedings
Sponsors
Partners
ARM
GLOBALFOUNDRIES
Intel Custom Foundry
Samsung
TSMC
All Partners
Interoperability
ARC Access
HAPS Connect
HSPICE Integrator
In-Sync
System-Level Catalyst
TAP-in
VC Apps Access
Academic Programs
Electronic Design
Optical Design
Static Analysis
Company Blogs
Software Integrity
Custom Layout Insights
To USB or Not to USB
A View from the Top
Hitting the Mark
InFormal Chat
VIP Central
All Blogs
BSIMM
Conference
Download BSIMM
Join BSIMM
About Us
About Us
Company Overview
Management Team
Global Citizenship
Board of Directors
Governance & Values
Resources
Investor Relations
Recent Financial News
Financials
Investor Presentations
Governance & Values
Newsroom
Press Releases
Speaker Calendar
Spokesperson Bios & Images
Synopsys Logos
Media Contacts
Events
Events
Seminars
Webinars
Synopsys Users Group (SNUG)
Careers
Current Opportunities
Values & Ethics
Worldwide Locations
Discover
+
Solutions
+
Services
+
Community
+
About Us
SolvNet
Products
+
All Products
+
Software Integrity
+
Semiconductor IP
+
Verification
+
Design
+
Silicon Engineering
Global Sites
日本サイ ト
中文网站
< All Products
Software Integrity
Application Security Testing
Software Security Services
Program Development
< All Products
Semiconductor IP
Interface IP
Memories & Libraries
Analog IP
Processor Solutions
IP Subsystems
Security IP
SoC Infrastructure IP
IP Accelerated
Market Segments
< All Products
Verification
Verification Continuum
Simulation
AMS Verification
Static & Formal Verification
Debug & Coverage
Verification IP
Virtual Prototyping
Emulation
Prototyping
< All Products
Design
Galaxy Design Platform
RTL Synthesis
Synthesis-Based Test
Physical Implementation
Custom Implementation
Signoff
Physical Verification
FPGA Design
Lynx Design System
< All Products
Silicon Engineering
TCAD
Mask Synthesis
Mask Data Prep
Yield Management
< All Products
Optical Solutions
LightTools
CODE V
LucidShape
RSoft
< overview
All Products
+
Software Integrity
+
Semiconductor IP
+
Verification
+
Design
+
Silicon Engineering
+
Optical Solutions
< Software Integrity
Application Security Products
Fuzz Testing
Interactive Application Security Testing (IAST)
Software Composition Analysis
Software Testing Optimization
Static Analysis (SAST)
Threat Intelligence
< Software Integrity
Application Security Services
Dynamic Analysis (DAST)
Mobile Application Security
Penetration Testing
Managed Static Analysis
< Software Integrity
Resources
Reports
Case Studies
Datasheets
eBooks
Glossary
Knowledge Database
Podcasts
Standards & Compliance
Videos
Webinars
Whitepapers
< Software Integrity
Training & Education
Software Security Courses
Product Education
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+
Application Security Products
+
Application Security Services
+
Resources
+
Training & Education
Blog
Support
< Semiconductor IP
Interface IP
USB
PCI Express
DDR
MIPI
CCIX
Bluetooth
Ethernet
HDMI
SATA
Mobile Storage
Multi-Protocol PHYs
IP Prototyping Kits
IP Virtualizer Development Kits
Interface IP Subsystems
All Interface IP
< Semiconductor IP
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Semiconductor IP
Analog IP
Data Converters
Audio Analog Codecs
< Semiconductor IP
Processor Solutions
ARC Processors
Embedded Vision Processors
Development Tools
Operating Systems
Ecosystems
ASIP Tools
< Semiconductor IP
IP Subsystems
ARC Data Fusion IP Subsystem
ARC Sensor & Control IP Subsystem
ARC Audio IP Subsystem
Interface IP Subsystem
< Semiconductor IP
Security IP
Root of Trust
Cryptography IP
Content Protection
Security Protocol Accelerator
< Semiconductor IP
Market Segments
Internet of Things
Automotive
Cloud Computing
Mobile
< Semiconductor IP
IP Accelerated
IP Prototyping Kits
IP Virtualizer Development Kits
IP Subsystems
< Semiconductor IP
SoC Infrastructure IP
DesignWare Library
Foundation Cores
minPower Components
Verification IP
< overview
Semiconductor IP
+
Interface IP
+
Memories & Libraries
+
Analog IP
+
Processor Solutions
+
IP Subsystems
+
Security IP
+
Market Segments
+
IP Accelerated
+
SoC Infrastructure IP
< Verification
Verification
Verification Continuum
Simulation
AMS Verification
Static & Formal Verification
Debug & Coverage
Verification IP
Virtual Prototyping
Emulation
Prototyping
< Verification
Solutions
Aerospace & Defense
Automotive
Low Power
< Verification
Blogs
A View from the Top
Hitting the Mark
InFormal Chat
VIP Central
< overview
Verification
+
Verification
+
Solutions
+
Blogs
< Design
Design
Galaxy Design Platform
RTL Synthesis
Synthesis-Based Test
Physical Implementation
Custom Implementation
Signoff
Physical Verification
FPGA Design
Lynx Design System
< Design
Power Electronic Systems
Power Electronics
Wire Harnesses
< Design
Optical Solutions
LightTools
CODE V
LucidShape
RSoft
< overview
Design
+
Design
+
Power Electronic Systems
+
Optical Solutions
< Silicon Engineering
Silicon Engineering
TCAD
Mask Synthesis
Mask Data Prep
Yield Management
< overview
Silicon Engineering
+
Silicon Engineering
< main menu
Products
+
All Products
+
Software Integrity
+
Semiconductor IP
+
Verification
+
Design
+
Silicon Engineering
< Solutions
Solutions
Automotive
Internet of Things
Advanced Low Power
FinFET
< Solutions
Industry Solutions
Automotive
Cloud Computing
Financial Services
Industrial Controls Systems
Healthcare
Mobile Devices
< Solutions
Technical Platforms
Verification Continuum
FPGA Design
Galaxy Design Platform
< overview
Solutions
+
Solutions
+
Industry Solutions
+
Technical Platforms
< main menu
Solutions
+
Solutions
< All Services
Software Security
Professional Services
Managed Services
Program Development & Design
Training & Education
< All Services
Silicon Design
Methodology Consulting & Flow Deployment
Physical Design & Assistance
ARM Core Hardening & Optimization
Hosted Collaboration Services
< All Services
Support
SolvNet
Training & Education
Global Support Centers
Licensing, Installation & Compute Platform
< overview
All Services
+
Software Security
+
Silicon Design
+
Support
< Software Security
Software Security Professional Services
Embedded Software Testing
Insider Threat Detection
Red Teaming
Secure Coding Guidelines
Software Architecture & Design
Thick Client Testing
< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM)
Maturity Action Plan (MAP)
Policies & Standards
Security Metrics
Software Security-in-a-Box
< Software Security
Training
Software Security Courses
Product Education
< Software Security
Support
< overview
Software Security
+
Software Security Professional Services
Managed Services
+
Program Development & Design
+
Training
Support
< Silicon Design
Silicon Design Services
Methodology Consulting & Flow Deployment
Physical Design & Assistance
ARM Core Hardening & Optimization
Hosted Collaboration Services
< Silicon Design
Support
Support Center Locations
Licensing
Installation
Compute Platforms
< Silicon Design
SolvNet
Documentation
Open a Support Case
Download Center
< Silicon Design
Training
Course Catalog
Training Options
< overview
Silicon Design
+
Silicon Design Services
+
Support
+
SolvNet
+
Training
< main menu
Services
+
All Services
+
Software Security
+
Silicon Design
< Community
Community
Community Overview
Software Integrity Community
< Community
SNUG
Conferences
Keynotes
Proceedings
Sponsors
< Community
Partners
ARM
GLOBALFOUNDRIES
Intel Custom Foundry
Samsung
TSMC
All Partners
< Community
Interoperability
ARC Access
HAPS Connect
HSPICE Integrator
In-Sync
System-Level Catalyst
TAP-in
VC Apps Access
< Community
Academic Programs
Electronic Design
Optical Design
Static Analysis
< Community
Company Blogs
Software Integrity
Custom Layout Insights
To USB or Not to USB
A View from the Top
Hitting the Mark
InFormal Chat
VIP Central
All Blogs
< Community
BSIMM
Conference
Download BSIMM
Join BSIMM
< overview
Community
+
Community
+
SNUG
+
Partners
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< main menu
Community
+
Community
< About Us
About Us
Company Overview
Management Team
Global Citizenship
Board of Directors
Governance & Values
Resources
< About Us
Investor Relations
Recent Financial News
Financials
Investor Presentations
Governance & Values
< About Us
Newsroom
Press Releases
Speaker Calendar
Spokesperson Bios & Images
Synopsys Logos
Media Contacts
< About Us
Events
Events
Seminars
Webinars
Synopsys Users Group (SNUG)
< About Us
Careers
Current Opportunities
Values & Ethics
Worldwide Locations
< overview
About Us
+
About Us
+
Investor Relations
+
Newsroom
+
Events
+
Careers
< main menu
About Us
+
About Us
Home
Silicon Design
Chip Design
Verification Continuum
Silicon Engineering
DesignWare IP
Software Integrity
Solutions
Services
Support
Community
About Us
About Us
Investor Relations
Careers
Newsroom
Corporate Governance & Values
Contact Us
Global Citizenship
Resources
Management Team
Executive Briefing Center
Legal
Strategic Acquisitions
Legal
Synopsys Information Security Requirements for Vendors
Synopsys Purchase Order Terms and Conditions
Synopsys Privacy Policy
General EEA Safe Harbor Notice
Trademarks and Brands
Synopsys Logos & Usage
Software Integrity
Software Integrity
Software Integrity
Services Agreement
Product End User License Agreement