- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Solutions
< Solutions
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Software Integrity
Partners
< Software Integrity
Blog
< main menu
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
DesignWare IP for Amazing AI
Optimized Processors, Memories, and Interface IP
White Paper
The Growing Market for Specialized Artificial Intelligence IP in SoCs
As AI capabilities enter new markets, the IP selected for integration is providing the critical components of an AI SoC.
Read Now
Webinar
AI SoC Architectures for Edge Computing
Join this webinar to get insights that will help you make decisions on your next AI SoC architecture.
Register Now
Video
AI SoC Chats: Protecting Data with Security IP
Learn how to create a secure enclave on the SoC and update software remotely.
Watch Now
Watch Video: DesignWare IP for Amazing AI SoCs
Recent innovations in deep learning algorithms and neural network processing is driving new technology requirements for artificial intelligence (AI) SoCs. Deep learning capabilities are being added to SoCs across all markets including mobile, IoT, data center, automotive, and digital home. Synopsys’ silicon-proven DesignWare IP portfolio is addressing the diverse processing, memory, and connectivity requirements of each market.
Specialized Processing
Processors to manage massive and changing compute requirements for machine and deep learning tasks.
- Embedded Vision Processors support heterogeneous compute and high-performance convolutional neural networks (CNNs)
- Efficient ARC Processors provide scalar and vector capabilities and customizable APEX accelerators; tightly coupled memories alleviate bottlenecks; ARC Subsystems enable key AI functions
- ASIP Designer supports custom processing with parallelism and specialized datapath elements
Memory Performance
IP solutions to support efficient architectures for different memory constraints including bandwidth, capacity, cache coherency.
- DDR IP addresses capacity needs
- HBM2 IP addresses the bandwidth bottleneck
- CCIX enables cache coherency with virtualized memory capabilities for heterogeneous computing and reduced latency
- Foundation IP provides a wide array of embedded memories, logic libraries, TCAMs, and multi-port memories, with high density, low leakage, and high performance options
Real-Time Data Connectivity
Synopsys provides reliable connectivity to CMOS image sensors, microphones, and motion sensors for AI applications including vision, natural language understanding, and context awareness.
- IP in advanced FinFET technologies reduce power
- Broad portfolio of silicon-proven IP support the most widely used interfaces such as MIPI, USB/Display Port, HDMI, PCI Express, CCIX, Ethernet, etc.