The DesignWare IP Prototyping Kits provide the essential hardware and software elements needed to reduce IP prototyping and integration effort to enable you to start implementing IP in a SoC in minutes.
For hardware engineers, the IP Prototyping Kits provide a validated IP configuration that can be easily modified to explore design tradeoffs for the target application. For software developers, the IP Prototyping Kits can be used as proven targets for early software bring-up, debug, and test.
With a proven reference design for the IP, designers can be instantly productive, enabling them to accelerate the integration of IP into their target SoC, optimize the IP configuration, and develop drivers and software applications with real world I/Os and hardware. Designers can modify the standard IP configuration for their target application through a fast iteration flow consisting of Synopsys' coreConsultant IP configuration tool, Synopsys' ProtoCompiler DX synthesis and debug tool and compilation scripts.
IP Prototyping Kits come in multiple configurations to meet your exact IP prototyping needs. Depending on the protocol, the target IP core can be implemented on Synopsys' HAPS® FPGA-based prototyping system with either an ARC® processor-based 32-bit software development platform (SDP) running Linux, or a PCI Express connection to a PC with any processor. IP Prototyping Kits are available as soft deliverables requiring various hardware prerequisites such as a HAPS system, cables, and other accessories. All IP kits include reference drivers, SoC integration logic, and application examples.
Table 1: DesignWare IP Prototyping Kits
NEW Synopsys to Acquire Certain IP Assets from eSilicon
NEW ARC Data Fusion IP Subsystem Incorporated by Himax in AI WiseEye ASIC
Synopsys Accelerates Cloud Computing SoC Designs with New Die-to-Die PHY IP
NSITEXE Achieves First-Pass Silicon Success for DFP-based SoC Using DesignWare IP
Astera Labs Accelerates PCIe 5.0 System Deployment with Intel and Synopsys