- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+
Software Integrity
+
Semiconductor IP
+
Verification
+
Design
+
Silicon Engineering
+
Optical Solutions
< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST)
Mobile Application Security
Penetration Testing
Managed Static Analysis
< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+
Application Security Products
+
Application Security Services
+
Resources
+
Training & Education
Blog
Support
< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors
Embedded Vision Processors
Development Tools
Operating Systems
Ecosystems
ASIP Tools
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive
Cloud Computing
Financial Services
Industrial Controls Systems
Healthcare
< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM)
Maturity Action Plan (MAP)
Policies & Standards
Security Metrics
Software Security-in-a-Box
< Software Security
< Software Security
Support
< overview
Software Security
+
Software Security Services
Managed Services
+
Program Development & Design
+
Training
Support
< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
< Community
< Community
< Community
Interoperability
ARC Access
HAPS Connect
HSPICE Integrator
In-Sync
System-Level Catalyst
TAP-in
VC Apps Access
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< About Us
< About Us
< About Us
< About Us
< About Us
DesignWare Technical Bulletin
In-depth technical articles, white papers, videos, webinars, product announcements and more
CCIX
An Introduction to CCIX
Understand the CCIX standard and its benefits for high-performance applications such as network processing, storage off-load and in-memory database.
Learn More
USB-C/DisplayPort
Faster Time-to-Market for Mobile SoCs using USB Type-C
See how to reduce IP configuration, integration and verification effort and meet time-to-market requirements with the DesignWare USB-C 3.1/DisplayPort Solution.
Learn More
ARC ZONE
Addressing Embedded Challenges with Superscalar Mixed-signal Processors
Learn how ARC HS4x/D processors help address challenges such as balancing high performance requirements with memory access times and low power budgets.
Learn More
VESA DSC
Visually Lossless Compression for UHD Displays
This article describes how designers can implement the VESA DSC standard’s visually lossless data compression rates with an integrated MIPI DSI IP solution.
Learn More
IP SUBSYSTEMS
High-Quality Automotive IC Design with IP Subsystems
Learn how IP providers offering solutions that meet stringent automotive requirements can build IP subsystems to enable faster time-to-market and higher quality.
Learn More
Automotive
Under The Hood: What It Takes to Meet Automotive Compliance
This presentation provides insights into technical specs & design decisions for developing automotive grade IP to meet standards such as ISO 26262, AEC-Q100 & TS 16949.
Learn MoreOn-Demand Webinars
White Papers
- ARC® HS4x and HS4xD CPUs: New Dual-Issue Architecture Boosts Embedded Processor Performance (A White Paper from The Linley Group)
This white paper describes the Synopsys DesignWare® ARC HS4x and HS4xD series of licensable CPU cores.
- Saving Power in a UFS Implementation Leveraging MIPI® M-PHY and UniPro
Learn how implementing the JEDEC UFS with MIPI protocols offers performance and power advantages as well as enabling higher responsiveness and increased capabilities.
- The Basics of Foundation IP for Automotive ICs
Understand the functional safety, reliability and quality standards for automotive ICs, and how embedded memories and logic libraries can influence your product’s success.
Videos
- First Demonstration of PCI® Express 5.0 at 32GT/s
- Deep Learning with VGG16 Neural Network Demo on DesignWare EV6x Vision Processor
- Improve Performance for Your Storage Application with High-Speed ARC HS Processors
- Histogram of Gradients Demo on Synopsys DesignWare EV6x Vision Processor
- Deep Learning & CNN for Embedded Vision
- Under The Hood: What It Takes To Meet Automotive Compliance
- Keysight Tests Synopsys DesignWare USB 3.1 IP for Compliance
- What Designers Need to Know About the PCI Express 4.0 Draft 0.7 Specification
Articles
- EDACafe: Aart de Geus: Grand Challenges in IP
- ChipEstimate: Bluetooth 5 Ready IP for IoT SoC Integration
- SemiWiki: CCIX Protocol Push PCI Express 4.0 up to 25G
- SemiWiki: Is ARC HS4xD Family More a CPU or DSP IP Core?
- TDF: Protecting content transmitted over USB Type-C connections
- New Electronics: Superscalar processor cores launched
- EE Journal: How the Mighty Have Grown
- TDF: Building processors to enable intuitive human-machine interaction
- ChipEstimate: Ensuring Content Protection over USB Type-C
- SemiWiki: Building Better Digital Content Protection
- SemiEngineering: Building One Interface Subsystem For Multiple IoT SoCs
- TDF: Building faster data centers with 25G Ethernet
- SemiWiki: Data Center Explosion Push for Fast Adoption of 25G
- FPGA Journal: Two Cores When One Won’t Do
- Electronik: Energieeffizientere Halbleiter durch Subthreshold
- SemiEngineering: Self-Driving Cars Rattle Supply Chain
- SemiWiki: When Will We Replace the 3.5 mm Jack in Modern Phones?
- D&R: Improving Inter Integrated Circuits - From Sensor Hubs to Platform Management Solutions
- TDF: Teaching computers to recognize a smile (or frown, or grimace or…)
- SAE: Dual-core lockstep processors
- SemiEngineering: Challenges Grow For IP Reuse
News
- Synopsys Expands embARC Initiative to Include Additional ARC Processors and Open Source Projects to Accelerate Development of Embedded Systems
- Synopsys' Complete CCIX IP Solution Enables Cache Coherency for High-Performance Cloud Computing SoCs
- Rambus and Synopsys Collaborate to Deliver Provisioning Services for Hardware Secure Modules
- Synopsys and Mellanox Demonstrate Complete PCI Express 4.0 Host and Device System Interoperability
- Synopsys Integrates VESA Display Stream Compression into DesignWare MIPI DSI IP to Enable 4K Ultra HD and Higher Resolution Displays
- Synopsys Announces Availability of DesignWare IP on Samsung 14LPP and 10LPP Process Technologies
- Synopsys' New Superscalar ARC HS Processors Boost RISC and DSP Performance for High-End Embedded Applications
- Synopsys Delivers Industry's First Multi-Protocol 25G PHY IP in 7-nm FinFET Process
- InfoSec Global and Synopsys Collaborate to Deliver Complete Hardware/Software Root of Trust Solution
- Synopsys and jNet ThingX Optimize JavaCard OS for Synopsys' ARC SEM Security Processors