Synopsys ARC-V Processor IP

Shaping the future of RISC-V now

Watch

Key Benefits
Key Benefits
What's New
Processor Families
Testimonials
Resources

Get Started

High-Performance, Mid-Range, and Ultra-Low Power RISC-V Processor IP

Synopsys ARC-V Processor IP™ is based on the open standard RISC-V instruction set architecture (ISA), extending the current ARC portfolio and giving customers access to the growing RISC-V ecosystem. Built on the success of multiple generations of ARC processor IP covering a broad range of processor implementations, including functional safety (FS) versions, the ARC-V portfolio delivers what you need to optimize and differentiate your SoC.

To accelerate software development, the ARC-V processors are supported by the trusted Synopsys MetaWare Development Toolkit. In addition, Synopsys’ extensive portfolio of EDA tools provide an out-of-the-box development and verification environment to help design and fully verify RISC-V-based SoCs.

Key Benefits

Power & Area Efficient

Achieve maximum performance with minimum power & area consumption

Configurable

Optimize PPA of each processor instance

Extensible Instruction Set

Make application-specific customizations

Broad Ecosystem

Achieve faster time to market

What's New

Webinar

Addressing Real-Time Workloads in Automotive Applications with ARC-V Processors

Watch On-Demand

Article

How the RISC-V ISA Offers Greater Design Freedom and Flexibility

Learn More

Article

Enhancing RISC-V RVV with Custom DSP Instructions for Embedded Applications

Learn More

ARC-V Processor IP Families

RMX Series

32-bit embedded processors optimized for ultra-low power

Learn More

RHX Series

32-bit real-time processors with a high-speed, dual-issue 10-stage pipeline

Learn More

RPX Series

64-bit host processors with SMP Linux and L2 cache support

Learn More

Quotes from Synopsys ARC Customers and Partners

"Lauterbach, the world's leading manufacturer of debug and trace tools and long-standing partner of Synopsys, fully supports Synopsys' RISC-V-based ARC-V™ Processor IP with its TRACE32 tools as a result of close collaboration between the companies' engineering teams. Lauterbach and Synopsys are now continuing this close collaboration with joint customers to support them in optimizing and differentiating their chips and helping designers manage the complexity of today's SoCs."

Stephan Lauterbach

Founder and CTO, Lauterbach GmbH

"As the leading provider of system IP we see firsthand the increasing adoption of RISC-V processor IP by our customers, from automotive to consumer electronics to industrial applications. Synopsys’ ARC-V™ Processor IP is a welcome addition to the RISC-V ecosystem, and we look forward to continued collaboration leveraging Arteris’ FlexNoC and Ncore network-on-chip IP to deliver optimized IP solutions and SoC connectivity to mutual customers."

K. Charles Janac,

President and CEO, Arteris

"The breadth of the markets we serve requires our designers to have the flexibility to implement the most efficient processor for the job. As a user of Synopsys ARC® Processor IP as well as RISC-V IP, among others, we think Synopsys’ adoption of the RISC-V ISA is a good addition to the choices available in the RISC-V ecosystem."

Saleel Awsare

Senior Vice President and GM of Enterprise and Mobile, Synaptics

"Our PX5 RTOS supports the increasingly popular RISC-V architecture, and we are pleased to see Synopsys expand its processor portfolio to include RISC-V compatible processor IP. The PX5 RTOS offers fast and deterministic performance in a small memory footprint, and along with Synopsys’ ARC-V™ Functional Safety Processors, can offer designers an efficient, reliable solution for their safety-critical, real-time systems."

Bill Lamie

CEO, PX5

"TASKING is proud to announce its support for Synopsys’ ARC-V™ Processor IP. Our system-level verification and debugging tools are now available for use with ARC-V IP, whether simulated with the Synopsys Virtualizer Development Kit or implemented in an FPGA or silicon. We are working closely with Synopsys and their automotive customers to establish a trusted ecosystem for the development of systems that must meet functional safety and cybersecurity standards such as ISO 26262 and ISO 21434."

Gerard Vink

RISC-V Product Line Responsible, TASKING

"As a manufacturer of debug tools, we see the growing importance of making software behavior visible in complex SoCs and the need for a powerful ecosystem to help companies accelerate their release cycles. As a long-standing partner of Synopsys, PLS has a history of providing high-quality debug tools to Synopsys ARC® processor customers and will continue to support the new ARC-V™ Processor IP family with the PLS Universal Debug Engine."

Jens Braunes

Product Marketing Manager, PLS

Resources

Connect with the Synopsys Processor IP Team

Reach Out Today