Download Brochure
Contact Us
Contact Us
Contact Us
Contact Sales
  • Company
  • About Us
  • Investor Relations
  • Community
  • Newsroom
  • Resources
  • Careers
Contact Us
All Synopsys
+ Silicon Design & Verification + Silicon IP + Software Integrity + About Us
Support
SolvNetPlus Software Integrity Customer Community
Global Sites
日本語 简体中文 繁體中文 Русский

DesignWare Compute Express Link (CXL) IP Solutions

DesignWare CXL IP Diagram

Overview

Synopsys' DesignWare CXL IP Solution, consisting of controller, PHY, and verification IP, delivers low-latency and high-bandwidth interconnect for AI, machine learning, and cloud computing applications. The IP supports the CXL 1.0, 1.1, and 2.0 specifications as well as all defined CXL device types targeting accelerator, memory expander, and smart I/O products to meet specific application requirements. To lower risk, the DesignWare CXL IP solution is built on Synopsys' DesignWare IP for PCI Express 5.0, which has been silicon-proven across a range of applications.

Read the CXL press release

Analog IP Selector Memory & Logic IP Selector NVM IP Selector

Synopsys & Socionext to Deploy HBM2E IP for 5-nm Process in AI & HPC SoCs

SiMa.ai Collaboration Brings ML Inference to the Edge

Synopsys Helps Advance IBM's Vision for AI Compute Performance

Ensuring Known Good Dies in SiPs with Die-to-Die PHY IP

Reducing Latency in Cloud Computing SoCs: CXL, CCIX and PCIe IP

AI SoC Case Study: Emerging Neural Networks Drive IP Innovation

ARC Processor Virtual Summit – Now Available On-Demand.

IP SoC Conference 2020

Designing Your Own Processor - Introduction to Synopsys ASIP Designer

Accelerate Automotive Certification with Synopsys Functional Safety Test Solution

AI SoC Chats: Protecting Data with Security IP

AI SoC Chats: Scaling AI Systems with Die-to-Die Interfaces

Product Update: Broad Portfolio of DesignWare IP for Mobile SoCs

USB 3.2: A USB Type-C Challenge for SoC Designers

Change Management with Impact Analysis During Safety-Critical IP and SoC Development

The Growing Market for Specialized Artificial Intelligence IP in SoCs

NSITEXE Reduces Custom Processor Development Time with ASIP Designer

Orbbec Achieves First-Pass Silicon Success for 3D Camera

SemiEngineering: The Impact Of 5G On Silicon Design

How Die-to-Die Connectivity Is Advancing High-Performance Computing

SemiEngineering: Dependent Failure Analysis For Safety-Critical IP And SoCs

NEW DWTB: Super Resolution with ARC EV, Cloud Computing, CXL, ECC in DDR, GPIO IP, ASIPs

Contact Us
More IP Resources