Synopsys' DesignWare CXL IP Solution, consisting of controller, PHY, and verification IP, delivers low-latency and high-bandwidth interconnect for AI, machine learning, and cloud computing applications. The IP supports the CXL 1.0, 1.1, and 2.0 specifications as well as all defined CXL device types targeting accelerator, memory expander, and smart I/O products to meet specific application requirements. To lower risk, the DesignWare CXL IP solution is built on Synopsys' DesignWare IP for PCI Express 5.0, which has been silicon-proven across a range of applications.
Designing Your Own Processor - Introduction to Synopsys ASIP Designer
Accelerate Automotive Certification with Synopsys Functional Safety Test Solution
AI SoC Chats: Protecting Data with Security IP
AI SoC Chats: Scaling AI Systems with Die-to-Die Interfaces
Product Update: Broad Portfolio of DesignWare IP for Mobile SoCs