Synopsys VC VIP Subsystem for Compute Express Link (CXL) provides a comprehensive set of protocol and subsystem level, methodology, verification, and productivity features, enabling users to achieve accelerated verification closure of CXL subsystems.
- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Solutions
< Solutions
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Software Integrity
Partners
< Software Integrity
Blog
< main menu
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
Compute Express Link (CXL)
Highlights
- Native SystemVerilog/UVM
- Source code test suite (Optional)
- Complete subsystem verification solution
- Built-in protocol checks
- Runs on all major simulators
Key Features
- CXL 2.0 (EA)/CXL 1.1
- Device Support
- Type 1 – CXL.io + CXL.cache (Accelerators)CXL block level, sub-system level, and chip level (full stack) topologies
- Type 2 – CXL.io + CXL.mem + CXL. cache (Dense Computation devices)
- Type 3 – CXL.io +CXL.mem (Memory Expanders)
- Standalone PCIe Feature Testing capable - Producer-Consumer
- CXL memory and cache coherency Transaction support
- Flit based Transactions at ARB MUX
- Topology based connections
- Block level / Subsystem level
- PCIe TLMs at TL/DL
- CXL.io/mem/cache TLM
- CXL Flit TLM – CXL Req/ Data/Resp TLM
- Logical PHY Interface (LPIF) v 1.1
- Full Stack
- PCIe LPC/ PIPE SerDes architecture/ Serial
- Analysis ports for Scoreboard Applications
- Callbacks, error injection, PCIe/ CXL functional coverage
- Extensive Waveform, Layered Trace File support