EDA
System
IP
SolvNetPlus
Training & Education
Synopsys Verification IP (VIP) for USB4 provides a comprehensive set of protocol, methodology, verification, and productivity features, enabling users to achieve accelerated verification closure of USB4 based designs.
Highlights
- Native SystemVerilog/UVM
- Source code test suite (Optional)
- Built-in protocol checks
- Verification plan and coverage
- Debug using packet tracing
- Extensive error injection
- Runs on all major simulators
Key Features
- Fully compliant with USB4 specification v1.0 and v2.0
- Imports existing USB3, PCIe, DP SVT VIP to run over USB4 Subsystem
- Enables reuse of USB3, PCIe and DP Test Suite tests over USB4
- Supports all router QoS (flow control) modes with QoS statistics
- Supports configurable number of adapters and paths per router
- Support credit aggregation for credit grant packets
- Supports host adapter interface multiple rings with raw/ frame mode
- Supports legacy mode (TBT3)
- Supports USB4 Retimer
- Supports simple configuration APIs to setup a complex subsystem topology over multiple tiers
- Supports TMU
- Supports full configuration space with backdoor access
Ask Synopsys
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.