DesignWare HBM IP Solutions


Synopsys’ complete DesignWare HBM IP solution, including controller, PHY and verification IP, meets the essential high-bandwidth and low-power memory requirements of system-on-chip (SoC) designs targeting high-performance computing, AI and graphics applications. The IP, supporting the required features of HBM2 and HBM2E specifications, is silicon-proven and enables high-bandwidth at up to 460 GB/s per HBM2E interface. 

The DesignWare HBM IP is built on Synopsys’ silicon-proven DDR IP, which has been validated in hundreds of designs and shipped in millions of SoCs, enabling designers to lower integration risk and accelerate adoption of the standard. 

Want to know about HBM3?

Additional Resources


Synopsys and SK hynix discuss their successful collaboration and the wide adoption of HBM2E at 3.6Gbps

See Additional DDR Videos