Optimized for efficient hardware implementation, the Synopsys Foundation Cores include a library of mathematical and floating point (FP) components that allow designers to make tradeoffs in power, performance and area to control design precision and meet design requirements. The new flexible floating point (FFP) format enables designers to make tradeoffs in accuracy and share common operations. The components library includes a robust set of atomic operators, compound operations and components that can share stages of the FP operators based on a FFP format.

Using the FFP format, designers can implement their own specialized FP components. In particular, the FFP format enables trading off accuracy for better QoR for designs that combine multiple FP operations. This allows designers to explore the area and accuracy of the components to meet their design-specific requirements.

 

Highlights & Key Features

  • Pre-verified Verilog source code of floating point components
  • Verified C++ models with Synopsys HECTOR
  • Improved architecture for high-performance operations
  • Includes new compound operators for enhanced power, performance and area
  • Eliminates the need for separate simulation models

Product Details

Resources


Find Your IP

Search for IP

Quickly identify and access the right IP solutions for your project needs.


Foundation IP Selector

Find embedded memory and logic IP for your SoC design.

Non-Volatile Memory IP Selector

Find silicon-proven NVM IP for your SoC design needs.