DesignWare IP Videos
112G Ethernet JTOL ITOL Performance Video
This video shows the Synopsys 112G Ethernet PHY IP in TSMC’s N7 process passing the jitter and interference tolerance test at the IEEE-specified bit error rate (BER). The IP with leading power, performance, and area is available in a range of FinFET processes for high-performance computing SoCs.
LE Audio Over Bluetooth with DesignWare IP
The video shows the new LE Audio using Synopsys’ DesignWare Bluetooth 5.2 PHY IP and Link Layer IP with isochronous channels, and ARC Data Fusion IP Subsystem with ARC EM9D Processor, running the LC3 codec supporting LE Audio.
ULSee Real-Time Facial Recognition & Liveness Detection System using ARC EV62 Processors ARC Summit 2019
ULSee demonstrates their UL100 AI module, which integrates DesignWare ARC EV62 Processor IP, performing real-time facial recognition with very low power consumption.
Industry’s First USB 3.2 Gen 2x2 Interoperability Demo--Synopsys & ASMedia
Blazingly fast USB 3.2 Gen 2x2 are ready for your SoC. In this video, you’ll see Synopsys and ASMedia demonstrate the throughput available with DesignWare USB 3.2 IP.
Hardware Security Verification Using Tortuga Logic Radix-S Software at ARC Summit 2019
Understand hardware security verification using the Tortuga Radix Software, which allows you to identify system-level security vulnerabilities that can exist at both the hardware and software levels.
Automotive Trends Driving New SoC Architectures
The use of IP is prevalent in today’s new AI-enabled automotive SoCs for safety-critical ADAS applications. Find out why it is essential to use pre-designed, pre-verified, reusable automotive-optimized IP to meet your evolving SoC design requirements.
IP Driving Automotive SoCs
If you are designing SoCs for ADAS, where safety and reliability are non-negotiable and a split second matters, then you want to know about Synopsys DesignWare IP for Automotive.
PCIe 5.0 Interoperability Success with DesignWare IP and Intel Test Chip
This video features Synopsys’ DesignWare IP for PCIe 5.0 interoperating with Intel’s 10-nm test chip running at 32GT/s data rates while operating at the L0 power state. Synopsys’ IP for PCIe is designed to support key features of the PCIe 5.0 specification, offering a low-risk solution for your AI, cloud computing, and other data-intensive SoCs.
Maximizing SoC Throughput with Synopsys DesignWare CCIX IP
This demo video shows a complete end-to-end CCIX link operating at up to 25 Gb/s data rates, featuring the Synopsys CCIX PHY and controller IP.
Developing RADAR for ADAS Applications using DesignWare® ARC® Processors
Learn about Synopsys’ Processor Solutions that meet high-computation and specialized processing requirements, enabling design teams to create highly-efficient and differentiated SoCs for RADAR applications.
Truphone eSIM and DesignWare tRoot Fx Hardware Secure Module
See how designers can provision any IoT device using Truphone’s iSIM solution and DesignWare tRoot Fx HSMs. Using Truphone bootstrap connectivity, the demo shows how in-the-field remote device activation is possible for any mobile operator and can remove the logistics and costs associated with physical SIM cards.
Test & Repair Requirements for Autonomous Vehicles
Learn how advanced automotive semiconductors are being driven by ADAS & autonomous driving systems to move to smaller nodes. The presentation covers test & repair req's and solutions to help ensure automotive functional safety.
Amazing AI SoCs
Amazing AI starts with silicon and software, designs that innovative teams around the world create every day. But in the end, it’s not just about chips. It’s about making transportation safer, making human connections stronger, and making our daily interactions more meaningful.
IP for Machine Learning Applications
The state of the art machine learning SoC performing facial recognition, natural language processing and social network filtering functions is causing innovations in IP, memory, semiconductor technology and packaging. Watch this video to learn about such innovations and machine learning SoCs’ unique design requirements.
Sensor Connectivity with MIPI I3C
This video highlights the advantages of MIPI I3C for system-level sensor connectivity in mobile, automotive and IoT applications. A simple two-wire interface, I3C supports speeds up to 33 megabits per second and shares a 2-wire bus with multiple sensors. Synopsys DesignWare MIPI I3C IP supports the latest I3C specification and offers a complete solution for sensor connectivity.
55-nm IoT Platform
This demo features an ASIC platform that increases performance, lowers power & reduces system cost for IoT apps. It shows apps such as voice, facial and gesture recognitions, and 9D sensor fusion. A collaboration between Synopsys, Brite and SMIC, the platform leverages Synopsys’ ARC Data Fusion IP Subsystem & Brite’s test chip in SMIC’s 55ULP.
Under The Hood: What It Takes To Meet Automotive Compliance
This presentation provides insights into the technical specifications and design decisions for developing automotive grade IP, which helps accelerate compliance of automotive systems and ensures products meet automotive standards such as ISO 26262 functional safety, AEC-Q100 reliability testing and TS 16949 quality management.
Selecting the right DDR Memory IP for Greatest Impact
SDRAMs such as DDR, LPDDR, and HBM offer unique advantages for automotive, artificial intelligence (AI), cloud, and mobile applications. However, the selected memory solution impacts the performance, power, and area requirements of SoCs, making it important to choose the right memory technology and interface IP for the target design.
Secure Your IoT Device with Ultra-Low Power ARC Processors
Learn how DesignWare ARC Processors help secure your IoT design without an extra security core, keeping area and power consumption to a minimum.
Designing 7-nm IP, Bring It On Moore!
In keeping with Moore’s Law, discover how Synopsys is developing 10nm/7nm IP for SoC designs. Learn how tradeoffs are made in electrostatics, leakage, pattern, manufacturability and transistor performance to meet PPA req's. See how quantum effects impact FinFET designs in terms of fin width & height and anything that impacts bandgap. Technology can be scaled to 7nm, bringing performance & power improvements.
What is ASIP Designer?
See how Synopsys’ ASIP Designer tool suite uses a single input specification to generate an SDK featuring a highly optimizing C compiler, instruction-set simulator, assembler, linker & debugger, and synthesizable RTL. The architectural exploration capability and the ability to make rapid changes in the processor model make it easy to optimize the processor for your requirements.
Synopsys Accelerates IoT Designs with Comprehensive IP Portfolio
John Blyler, editorial director for IoT Embedded Systems talks to Ron Lowman about how Synopsys has re-architected and optimized its comprehensive IP portfolio to address connectivity, security, energy-efficiency and sensor processing requirements of IoT designs.
SATA Host IP Demo Using a Port Multiplier and FIS-Based Switching
See how DesignWare SATA host controller IP issues read/write commands to Port Multiplier-attached drives, while FIS-based switching interleaves the data packets to enhance the utilization of the 6 Gbps SATA link bandwidth.