Mastering AI Chip Complexity
Explore challenges and solutions in AI chip development
Download eBook
Call for Content Info
The Call for Content is Closed. You can check status of your proposal in the submission portal. The SNUG Technical Committee will review the submitted proposals & notify presenters of preliminary program acceptance on November 21, 2024.
For more than three decades, SNUG has connected users and technical experts to network and share best practices for tackling design and verification challenges. As a SNUG presenter, you will increase your visibility among peers in the Synopsys user community. In addition to the professional recognition, you will be eligible for awards. (Please review your company’s gift acceptance policy to determine whether you may accept).
Topics
We have a preliminary list of topics to get you started, but don't let that limit your ideas or innovation:
AI, MACHINE LEARNING, BIG DATA
Exploring Synopsys AI Solutions: Targeted approaches for AI chip design integrating AI to enhance efficiency in the EDA Flow.
AUTOMOTIVE
Optimizing Automotive Innovation with Synopsys: Leveraging design, verification, Prototyping, Digital Twins, IP and software security solutions for smarter, safer cars.
ANALOG/MIXED-SIGNAL DESIGN AND SIMULATION
Enhancing Analog/Mixed-Signal Design and Simulation: Explore strategies for improving the robustness and efficiency of analog, custom, and mixed-signal designs using advanced verification, variability analysis, and integrated power/signal integrity tools. Share insights on RF analysis, minimizing design margins, accelerating design closure, and optimizing layout productivity with Synopsys tools.
DESIGN AND VERIFICATION IN THE CLOUD
Enhancing Chip Development with Synopsys Cloud: Explore how Synopsys's cloud-native tools and automation optimize design and verification processes, balancing performance and cost while ensuring security. Share insights on migrating workflows to the cloud, focusing on resource optimization, simulation, timing analysis, and elastic CPU usage in physical verification.
DIGITAL DESIGN IMPLEMENTATION
Optimizing Digital Design Implementation for Advanced Nodes: Drive innovation in advanced node designs by enhancing design flow, accelerating timing signoff, and achieving PPA targets. Collaborate with experts to refine convergence strategies, integrate early power analysis, and leverage physically aware ECO capabilities for superior outcomes.
ELECTRICAL LAYOUT VERIFICATION
Enhancing Electrical Layout Verification for Robust Designs: Strengthen power device reliability and efficiency through comprehensive ESD verification, transient effect analysis, and advanced methodologies to ensure robust and reliable electrical layouts.
ENERGY-EFFICIENT SoCs
Enhancing Energy Efficiency in Next-Generation SoCs: Explore cutting-edge strategies to optimize energy efficiency in SoCs, focusing on AI-driven power management, comprehensive hardware/software energy evaluations, and addressing the specialized power demands of smart edge devices and crypto chips.
MULTI-DIE DESIGN
Driving Semiconductor Innovation with Multi-Die Designs: Explore the transformation from monolithic SoCs to multi-die designs with Synopsys' comprehensive and scalable solutions. Share insights on leveraging EDA tools and IP for early architecture exploration, rapid software development and validation, efficient die/package co-design, robust die-to-die connectivity, and improved manufacturing and reliability.
PHYSICAL VERIFICATION
Accelerating Physical Verification for Complex SoCs: Optimize SoC integration by utilizing multi-CPU scalability for faster verification, managing dirty designs, and implementing shift-left strategies to enhance physical verification and repair processes.
SECURITY & SAFETY
Enhancing Security and Safety in Chip Design: Explore strategies for reducing chip vulnerabilities through hardware, IP, and software approaches. Share insights on the role of SoC-based root of trust (RoT), leveraging industry standards for enhanced safety and security, and implementing functional safety in hardware and software. Discuss advanced methods for hardware security verification to ensure robust and secure designs.
SIGNOFF
Accelerating Design Closure with Advanced Signoff Solutions: Explore how Synopsys' integrated design analysis and signoff solutions, including static timing analysis, power integrity, and parasitic extraction, enable designers to achieve the full performance-power-area (PPA) potential with a faster path to design closure. Share insights on leveraging these tools for efficient signal integrity, ECO closure, and transistor-level analysis.
SILICON TEST AND LIFECYCLE MANAGEMENT
Optimizing Silicon Health with Lifecycle Monitoring and Analytics: Explore how Synopsys' integrated Silicon Lifecycle Management (SLM) solutions enhance silicon health and operational metrics throughout the device lifecycle. Share insights on leveraging in-chip observability, analytics, and automation to gather actionable data from silicon to system, enabling continuous analysis and feedback.
IP
Accelerating Silicon Success with High-Quality IP: Explore how Synopsys' extensive IP portfolio, including logic libraries, embedded memories, and analog IP, enables faster and more efficient SoC designs. Share insights on leveraging Synopsys’ architecture design expertise, robust IP development, and comprehensive support to reduce integration risks and accelerate time-to-market.
SOFTWARE DEVELOPMENT & SYSTEM DESIGN
Advancing Software Development and System Design: Explore topics such as accelerating software bring-up with emulation and prototyping, software-driven power analysis for GPUs and AI, and prototyping with real-world interfaces. Delve into large complexity prototyping, pre-silicon networking system validation, SoC performance validation using emulation, trust and hardware security verification, DFT-driven emulation, and prototyping approaches for 2.5D/3D heterogeneous integration.
VERIFICATION SOFTWARE
Accelerating Verification Software: Explore how to verify the entire SoC early with Synopsys' industry-leading simulation, debug, and signoff tools, including VCS®, Verdi®, and VC Formal™, alongside silicon-proven Verification IP and advanced virtual prototyping solutions.
Important Dates
Call for Content Opens | August 15, 2024
Call for Content Portal Opens | October
Call for Content Closes | November 12, 2024
Preliminary Acceptance Notification | November 21, 2024
Presentation Outline* Due | January 14, 2025
Draft Paper Due | January 14, 2025
Final Acceptance & Presentation Spots Awarded | January 28, 2025
Draft Presentations** Due | February 11, 2025
Final Paper Due | February 18, 2025
Final Presentation Due | February 25, 2025
SNUG Silicon Valley 2025 | March 19 - 20, 2025
*For submissions that are presentation only, a presentation outline must be completed. The outline template can be found in the authors kit.
** All submissions are required to turn in draft presentations by February 11, 2025.
Call for Content Submission Portal Form Details
Here are the questions that will be asked:
-Title
-Submission Abstract
-What is unique about this submission - Please address these questions: How applicable is this to other Synopsys users? Is the challenge/idea you will describe unique or a common issue? What's new about this paper/presentation vs. previous SNUG papers/presentations? Vs. standard industry practices?
-Does your submission discuss custom scripts?
-If Yes, can you share them?
-If you cannot share them please explain why.
-Primary Synopsys Tools/Methodology Used
-Additional Synopsys Tools/Methodology Used
-Is there anything else you would the like review committee to know?
-Has this content been presented previously?
-If yes, where?
You will also be asked to opt in to the SNUG Consent Agreement:
I hereby authorize Synopsys to record audio, video, slides, notes, quotes and other text, company logos, product logos, graphics, images, and other materials as applicable, including any names, voices, likenesses, or biographical information therein (“Materials”). Synopsys may, with no payment obligations and no need to seek additional approvals or obtain additional licenses, include and publish the Materials, as well as excerpts, summaries and other adaptations thereof, on the World Wide Web, including, but not limited to: Synopsys’ public website, SolvNetPlus website, SNUG website, Synopsys Learning Center, and social media channels. This agreement is not intended to transfer the ownership of any intellectual property rights you or your company has in its information and/or content included in the Materials. Personally identifiable information of any individuals contained in the Materials will be handled in accordance with Synopsys’ Privacy Policy, available for review at www.synopsys.com/privacy and www.synopsys.com/privacy-EEA . SNUG will be an in-person event and all presenters must be onsite at Santa Clara Convention Center to be able to participate. You acknowledge that you (your company) are responsible for any travel costs related to your participation at SNUG and that no fees can be charged to Synopsys.
Contact Information
If you have any questions, please contact the SNUG team.
Follow us on Social Media
Synopsys User Group Linkedin: