EDA
System
IP
SolvNetPlus
Training & Education
SNUG Silicon Valley 2022 Proceedings
Complete Proceedings
2022 SNUG Silicon Valley Award Winners
1st Place
Automated Register File Construction using Synopsys Custom Compiler
Chris Riedener, Intel; Greg Andeson, Intel; Yves Gagnon, Synopsys; Aravinda Radhakrishnan
2nd Place
P&R Prototype: Dirty Data Handling Related to Incomplete RTL and DFT Constraints using Integrated RTLA and TestMAX Advisor
Bharat Patel, Intel; Madhusudan Rajan, Synopsys; Ed Lee, Synopsys; Cheen Kok Lee, Intel
3rd Place
Efficient Dual Core LockStep Processor Design with ASIP Designer: An ST STxP5 Case Study
Anne Merlande, ST Microelectronics