Power Supply Noise Effects on Jitter in Clock Synchronous Systems with Emphasis on LPDDR5X, DDR5 and HBM3
In today's fast-paced digital world, the performance and capacity of high-speed memory has
become crucial for a wide range of applications, from personal computing devices to data
centers and high-performance computing systems. Designers face challenges in optimizing
their designs for speed, power efficiency, and reliability - all while ensuring robustness in the
face of power supply noise.
This whitepaper explores, power supply induced jitter, an undesired
deviation in signal timing or data transmission due to fluctuations in the power supply voltage.
This jitter can result in sub-optimal system performance and degraded system margins. We will
discuss interplay of clock and data paths, and how to understand and manage jitter effectively.
Read on to understand the key insights and methodologies leveraged in the design of Synopsys memory
IP for the latest JEDEC standards of LPDDR5X, DDR5 and HBM3 in achieving optimal system performance, reliability, and power efficiency.
Please complete the following form then click 'submit' to complete the download.
Note: all fields with * are required