Highlights
- SystemVerilog testbench
- Native UVM support
- Runs natively on VCS and VCSMX
- Protocol-aware debug
- Built-in verification plan and coverage
- Built-in Protocol checks
- HTML based documentation
- Silicon Design & Verification
- Silicon IP
- Software Integrity
- About Us
- Silicon Design & Verification Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP Products
- Solutions
- Resources
- Services
- Community
- Software Integrity
- Tools & Services
- Training & Education
- Solutions
- Resources
- Support
- Partners
- About Us
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
3D Image Processing
Simpleware Products
Simpleware for Life Sciences
Simpleware for Materials & Manufacturing
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
Photonic Solutions
PIC Design Suite
< overview
Silicon Design & Verification Products
+
Design
+
System Simulation & Modeling
+
Verification Continuum
+
3D Image Processing
+
Silicon Engineering
+
Optical Solutions
+
Photonic Solutions
< Solutions
< Solutions
< Solutions
< Resources
< Resources
< Resources
< overview
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< Training
< overview
< main menu
< Silicon IP Products
< Silicon IP Products
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Silicon IP Products
< Silicon IP Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< overview
Silicon IP Products
+
Interface IP
+
Memories & Libraries
+
Analog IP
+
Processor Solutions
+
IP Subsystems
+
Security IP
+
Market Segments
+
IP Accelerated
+
SoC Infrastructure IP
< Solutions
< Resources
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< overview
Software Integrity
< Tools & Services
< Tools & Services
Professional Services
Strategy and Planning (BSIMM)
Architecture & Design
DevSecOps Integration
Cloud Security
Industry Solutions
< Tools & Services
Open Source Audits
< overview
< Training & Education
< Training & Education
Product Education
< overview
< Solutions
< Solutions
< Resources
< Resources
< Support
< Support
Contact Support
< Partners
< main menu
Software Integrity
+
Software Integrity
+
Tools & Services
+
Training & Education
+
Solutions
+
Resources
+
Support
+
Partners
< About Us
< About Us
< About Us
< About Us
< About Us
< About Us
VC Verification IP for MIPI DigRFv4
Synopsys VC Verification IP for MIPI DigRF provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve rapid verification of the interface between a Baseband IC (BBIC) and a Radio Frequency IC (RFIC) in a mobile terminal. It provides support for high speed and low speed operations with multiple standby modes and simplifies testbench development by enabling engineers to use a single VIP to verify multiple speeds across the full DigRF protocol.
Protocol Features
Protocol Layer
- Configurable low speed (LS) mode, high speed (HS1P, HS2P, HS1S, HS2S) modes, and multiple standby modes (SLEEP, STALL, HIBERNATE)
- Configurable 1/2/3/4 Tx Lane(s), and 1/2/3/4 Rx Lane(s) per sub-link
- Support for data/control logic channels, ICLC messages, nested frames, dummy frames, IDLE symbols, marker symbols (SOF, EOF and EOT)
- Link test modes: Ping Message and Clock Test mode
- Programmable parameters like PREPARE length, SYNC pattern length
- CRC generation, Error Detection and Retransmission (ARQ scheme: NACK)
Physical Layer
- M-PHY Serial and Parallel (RMMI) Interface
- Serializer (M-TX) or Deserializer (M-RX), 8B10B coding (M-TX) or 8B10B decoding (M-RX)
- Support for capability, status and configuration attributes