Synopsys VIP for UFS

Synopsys Verification IP for JEDEC UFS provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve rapid verification of UFS links operating in high speed and low speed modes.

Synopsys VIP is based on next generation architecture and implemented in native System Verilog/UVM, which eliminates the need for language translation wrappers that affects performance and ease-of-use. VIP can be integrated, configured and customized easily with minimal effort. Testbench development is accelerated with the assistance of built-in verification plans, functional coverage, example tests and comprehensive collection of sequences. Time-to-market can be reduced with UFS Host Test Suite and UFS Device Test Suite which contain a rich set of test cases which are CTS complaint and can be used as a plug and play solution to validate the DUT.

Verification IP for UFS


  • Native SystemVerilog/UVM
  • Source code test suite (optional)
  • Runs on all major simulators
  • Verification plan and coverage
  • Built-in protocol checks
  • Verdi® Protocol Analyzer
  • Error injection and exceptions

Protocol Features

  • JEDEC UFS 4.0(EA), 3.1, 3.0, 2.0; UFS 2.1 (JESD220C); HCI 2.1 (JESD223C), UME 1.1 (JESD220-1A); UMEHCI 1.1 (JESD223-1A)
  • MIPI UniPro 2.0(EA) ,1.8, 1.6
  • MIPI M-PHY 5.0, 4.1, 4.0, 3.0
  • CPORT interface
  • RMMI interface with built-in UniPro layers
  • MPHY serial interface with built-in UniPro and MPHY layers
  • UPIU support for NOP Out, NOP In, commands, Response, Reject, Data In/out, Query Request/Response, Ready to transfer (RTT)
  • Multiple outstanding Command UPIU
  • Task Management Request/Response
  • Controllable Logical Unit Command Depth
  • SCSI Commands
  • Resets: Hardware, Endpoint, Host UniPro warm reset, Logical reset
  • Universal Memory Extension (UME) support RPMB
  • Lane-to-lane Skew Injection