VC Verification IP for UniPro

Synopsys VC Verification IP for MIPI UniPro provides a comprehensive set of protocol, methodology, and verification features, enabling users to achieve accelerated verification closure of MIPI UniPro links operating in high speed and low speed modes.

VC VIP is based on next generation architecture and implemented in native SystemVerilog/UVM, which eliminates the need for language translation wrappers that affects performance and ease-of-use. VIP can be integrated, configured and customized easily with minimal effort. Testbench development is accelerated with the assistance of built-in verification plans, functional coverage, example tests and comprehensive collection of sequences.

Protocol Features

  • MIPI UniPro 1.8 (EA)
  • MIPI UniPro 1.6, 1.4
  • M-PHY 4.1
  • M-PHY 4.0, 3.0
  • Debug port UniPro PA layer
    • Active devices: Rx debug port
    • Passive devices: Both Tx and Rx debug ports