Cloud native EDA tools & pre-optimized hardware platforms
Synopsys is a leading provider of electronic design automation solutions and services.
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs.
Synopsys helps you protect your bottom line by building trust in your software—at the speed your business demands.
Synopsys Verification IP for JEDEC UFS provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve rapid verification of UFS links operating in high speed and low speed modes.
Synopsys VIP is based on next generation architecture and implemented in native System Verilog/UVM, which eliminates the need for language translation wrappers that affects performance and ease-of-use. VIP can be integrated, configured and customized easily with minimal effort. Testbench development is accelerated with the assistance of built-in verification plans, functional coverage, example tests and comprehensive collection of sequences. Time-to-market can be reduced with UFS Host Test Suite and UFS Device Test Suite which contain a rich set of test cases which are CTS complaint and can be used as a plug and play solution to validate the DUT.