VC Verification IP for NVDIMM-P

Synopsys® VC Verification IP for JEDEC NVDIMM-P provides a comprehensive set of protocol, methodology, verification, and productivity features, enabling users to achieve accelerated verification closure of NVDIMM-P based designs. VC VIP NVIDMM-P is based on next generation architecture and implemented in native System Verilog/UVM, which eliminates the need for language translation wrappers that affect performance and ease-of-use. The VIP can be integrated, configured, and customized with minimal effort, enabling designers to easily expand usage and meet organizations requirements. VIP is natively integrated with Verdi Protocol Analyzer, a protocol-centric debug environment that gives users graphical view of VIP operations, transactions, and memory content view for easy and fast debug.

Memory Model Certification

Synopsys provides a comprehensive set of DRAM and Flash Memory VIP that support the latest ratified and draft specifications from standards organizations such as JEDEC, ONFi, SD, and SPI. Synopsys’ VIP team works closely with leading memory vendors to certify 100% compatibility with their manufactured parts. Synopsys Memory VIP is used by memory controller and PHY IP design teams for verification sign off using run time and random JEDEC, and vendor part selection, protocol, and timing checks, and functional coverage. The early adoption and collaboration with leading memory vendors, SoC market makers, and industry leading IP teams certify the quality of Synopsys Memory VIP.

Verification IP for NVDIMM-P


  • Native SystemVerilog/UVM/OVM
  • Memory model certification
  • Access to vendor specifications and memory models
  • Runs natively on all major simulators
  • All JEDEC parts
  • Runtime JEDEC and vendor part selection
  • Verification plan and coverage
  • Built-in protocol and timing checks
  • Verdi Protocol and Memory Analyzer
  • Dynamic reconfiguration
  • Backdoor memory/mode registers access
  • Bypass/fast initialization
  • Error injection & exceptions
  • Trace file and debug ports for easy debug
  • Delay modeling: fly by delay, trace delay,
  • buffer delays
  • Overriding timing parameters

Key Features

  • Latest NVDIMM-P JEDEC ballots
  • Memory density support up to 8TB
  • All Commands (MRS, XWRITE, PWRITE, SEND, SREAD, XREAD, UNMAP, FLUSH and other commands)
  • Trainings (DQ, write leveling)
  • ECC
  • Power up and Reset Initialization
  • Power down modes
  • Write/Read Credit Buffer Management
  • IOP
  • ZQ Calibration
  • Command Ordering Rules