ESP is a formal equivalence checking tool commonly used for full functional verification of custom designs such as embedded memories, custom macros, standard cells and I/O cell libraries.
It is used to ensure that two design representations are functionally equivalent. These designs may be described as behavioral Verilog Models, RTL, UDPs, gates or SPICE netlist views.
NEW Kyocera Selects Synopsys VC Formal for Property Verification
Toshiba Selects Synopsys VC Formal Verification Solution
STMicroelectronics Standardizes on Synopsys VC Formal
NEW Faster Bug-Free Clock Gating Verification with VC Formal
Catch Low Power Bugs ASAP – Advanced Static Checking Across the Design Flow with Synopsys VC LP
Preventing Random Field Failures in FPGA Design with SpyGlass CDC
SNUG 2017 - SoC Leaders Verify with Synopsys
VCS Fine-Grained Parallelism Simulation Performance Technology
Verification IP Newsletter