ESP is a formal equivalence checking tool commonly used for full functional verification of custom designs such as embedded memories, custom macros, standard cells and I/O cell libraries.
It is used to ensure that two design representations are functionally equivalent. These designs may be described as behavioral Verilog Models, RTL, UDPs, gates or SPICE netlist views.
NEW Wave Computing Accelerates its Machine Learning Software Bring-up by 12 Months Using ZeBu Emulation System
NEW Preventing Random Field Failures in FPGA Design with SpyGlass CDC
DVCon 2017 - Industry Leaders Verify with Synopsys
VCS Fine-Grained Parallelism Simulation Performance Technology
Verification IP Newsletter