ESP is a formal equivalence checking tool commonly used for full functional verification of custom designs such as embedded memories, custom macros, standard cells and I/O cell libraries.
It is used to ensure that two design representations are functionally equivalent. These designs may be described as behavioral Verilog Models, RTL, UDPs, gates or SPICE netlist views.
Kyocera Selects Synopsys VC Formal for Property Verification
Toshiba Selects Synopsys VC Formal Verification Solution
NEW Dealing with Inconclusive Formal Proofs
Understanding Clock-Gating Metrics: RTL Power Exploration with SpyGlass Power
Formal Verification for Non-Specialists Using VC Formal
InFormal Chat - Keep up to date with the latest in VC Formal
DVCon Europe in Munich, Germany October 16-17
SNUG 2017 - SoC Leaders Verify with Synopsys
VCS Fine-Grained Parallelism Simulation Performance Technology
Verification IP Newsletter