- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Integrations
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Software Integrity
Integrations
< Solutions
< Solutions
< Solutions
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Software Integrity
Partners
< Software Integrity
Blog
< main menu
Software Integrity
Software Integrity
+
Tools & Services
Integrations
+
Solutions
+
Training
Customers
+
Resources
Partners
Blog
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
Formality Equivalence Checking
Best Verifiable QoR...Up to 5X Faster
A Machine Learning-Based Approach To Formality Equivalence Checking
Automatically determining the right verification strategy based on the design characteristics that may present challenges.
Samsung: Comprehensive Real-Time Low-Power Equivalence Signoff Using Formality
Speakers: Ramanathan Lakshmanan, Samsung and Alphyn Stanley, Synopsys
ViaSat: Deployment of Formality at ViaSat with Lynx Integration
Speakers: Matteo Citarelli, ViaSat and Avinash Palepu, Synopsys
Broadcom: Best Verifiable QoR – A Formal Equivalence Checking Yardstick
Speaker: Sathappan Palaniappan, Principal Engineer, Broadcom
SNUG Papers
You will need a SolvNetPlus account to access these papers.
What R&D Says
Independent Guidance Based Verification
John Lehman, Director, Applications Engineering, articulates how users can enable aggressive optimizations in Synthesis but yet rapidly set up Equivalence Checking with minimal user intervention.
Watch Now
Formality Equivalence Checking: Best Verifiable QoR….Up to 5X Faster
Todd Buzan, Senior Director of R&D, discusses how Formality enables aggressive optimizations in Synthesis to achieve maximal QoR.
Watch now
Introducing Formality Distributed Verification Technology
Phillip Baraona, Senior R&D Manager, discusses how Formality’s latest adaptive distributed verification technology delivers up to 5X faster turn-around time.
Watch now