ESP is a formal equivalence checking tool commonly used for full functional verification of custom designs such as embedded memories, custom macros, standard cells and I/O cell libraries.
It is used to ensure that two design representations are functionally equivalent. These designs may be described as behavioral Verilog Models, RTL, UDPs, gates or SPICE netlist views.
Enablement Beyond the 7nm Horizon
5/3nm Parasitics - What to Expect at Future Process Nodes
TSMC Certifies Synopsys Tool Flow for 7nm EUV Process
3D Extraction Necessities for 5nm and Below
NEW IBM and Synopsys Accelerate Post-FinFET Process Development with DTCO Innovations
NEW Synopsys Delivers PrimePower Power Analysis to Accelerate Robust SoC Design
Breakthrough Fusion Technology to Transform RTL-to-GDSII Flow
NEW Changing the Design Flow
Smarter Library Voltage Scaling with PrimeTime
ESP Bridging the Gap Video Series
Format specifications and documentation for Liberty