ESP is a formal equivalence checking tool commonly used for full functional verification of custom designs such as embedded memories, custom macros, standard cells and I/O cell libraries.
It is used to ensure that two design representations are functionally equivalent. These designs may be described as behavioral Verilog Models, RTL, UDPs, gates or SPICE netlist views.
Modeling Standards to Address Designs Down to 2nm
Synopsys and imec Demonstrate Accelerated Modeling of CFET Technology
Custom Design Platform Delivers Extraction Fusion Technology with StarRC
3D Extraction Necessities for 5nm and Below
5/3nm Parasitics - What to Expect at Future Process Nodes
Format specifications and documentation for Liberty
Designer’s Digest #6: Robust Power Integrity with ANSYS
Super Chips: TMC BiCS FLASH Memory
Super Chips: Renesas R-Car V3H SoC