ESP is a formal equivalence checking tool commonly used for full functional verification of custom designs such as embedded memories, custom macros, standard cells and I/O cell libraries.
It is used to ensure that two design representations are functionally equivalent. These designs may be described as behavioral Verilog Models, RTL, UDPs, gates or SPICE netlist views.
Synopsys Users Group (SNUG) Silicon Valley 2018, Mar 21-22
NEW 3D Extraction Necessities for 5nm and Below
iC-Haus Selects Synopsys’ IC Validator and StarRC for Signoff
Samsung Certifies Synopsys Design Platform for 28nm FD-SOI Process Technology
Smarter Library Voltage Scaling with PrimeTime
Format specifications and documentation for Liberty