Mastering AI Chip Complexity
Explore challenges and solutions in AI chip development
Download eBook
Synopsys Verification IP (VIP) for UART (Universal Asynchronous Receiver-Transmitter) provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve rapid verification of all speeds and data widths.
Highlights
- SystemVerilog and Verilog testbench
- Native UVM support
- Runs natively on all major simulators
- Protocol-aware debug
- Built-in verification plan and coverage
- Built-in protocol checks
- Error injection
- HTML based documentation
- Source code visibility
Key Features
- Configurable Baud Rate Divisor
- Configurable data-width with 5, 6, 7, 8 and 9-bits
- Fractional Baud Rate Divisor
- Supports full-duplex
- Supports line break generation and detection
- Provides hardware, or out-band, flow control
- Provides software, or in-band, flow control
- Supports 1 and 2 stop bits, parity (even, odd)
- Provides receiver FIFO with configurable depth
