Highlights
- Native SystemVerilog/UVM testbench
- Runs natively on major simulators
- Protocol checks
- Verification plan and coverage
- Error injection
Synopsys® VC Verification IP for SMBUS provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve accelerated verification closure of SMBUS designs.