EDA
System
IP
SolvNetPlus
Training & Education
Synopsys Verification IP (VIP) for SDIO (Secure Digital Input Output) provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve accelerated verification closure of SDIO based designs.
Protocol Features
- SDIO specification 4.0
- Host and card model
- All data widths (1 and 4 bit)
- All transfer modes (single and multiple blocks)
- Byte and block mode operation
- All speed modes
- Write/Read break off
- Function unique area
- Function basic register(FBR)
- Code storage area(CSA)
- Software reset
- SDIO interrupts
- Asynchronous interrupts
- Read wait
- Suspend/Resume
Ask Synopsys
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.