DesignWare ARC HS Processor Family

multi-core prcessor, 32-bit processors

ARC Processors Everywhere

Industry's best performance efficiency for embedded

Maximum Performance for Embedded Applications

The DesignWare® ARC® HS family, based on the efficient ARCv2 instruction set architecture (ISA), includes the HS3x, HS4x, and DSP-enhanced HS4xD processors. All HS processors support closely coupled memories (CCMs), which enable single-cycles access to instructions and data.

HS processors are optimized for GHz+ operating speeds with minimum area and power consumption, making them ideally suited for embedded applications with very high-performance requirements. The HS processors are available in single-core, dual-core and quad-core configurations.

The ARC HS processors are supported by a broad ecosystem of commercial and open-source tools, operating systems, and middleware. This includes offerings from leading industry vendors who are members of the ARC Access Program as well as a comprehensive suite of free and open source software available through the embARC.org website.

ARC Software Development Platforms:

ARC Development Tools and Software:

Licensable Options

Option

Supported ARC HS Processors

Memory management Unit (MMU)

HS36HS38*, HS46HS48*, HS47D

L2 Cache

HS36HS38*, HS46HS48*, HS47D

FastMath Pack

HS34xHS4xHS4xD

Floating Point Unit (FPU)

HS34xHS4xHS4xD

Memory Protection Unit (MPU)

HS34HS36HS44HS46HS4xD

Real-Time Trace (RTT)

HS34xHS4xHS4xD

Enhanced Security Package

HS34xHS4xHS4xD

*This feature comes standard with this processor

ARC processors are optimized to deliver the best PPA efficiency in the industry for embedded SoCs.

  • Harvard architecture for higher performance through simultaneous instruction and data memory access
  • High-speed pipeline designed for maximum power efficiency
  • 32-bit RISC engine offers a mixed 16-bit/32-bit instruction set for greater code density

ARC processors are highly configurable, allowing designers to optimize the performance, power, and area of each processor instance on their SoC.

  • Add or omit hardware features to optimize the core for your target application - no wasted gates
  • The ARChitect wizard enables drag-and-drop configuration of the core

ARC Processors EXtension (APEX) technology enables users to customize their processor implementation. 

  • Add user-defined instructions to accelerate software execution and reduce code size, reducing energy consumption and memory requirements
  • Tightly couple memories and peripherals to the processors to eliminate the need for additional bus infrastructure, reducing area and latency and increasing system-level performance