- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Integrations
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
Mathematical Functions for ARC HS Cores
The DesignWare® ARC® FastMath Pack for ARC HS processors is a set of hardware extensions and an accompanying set of software wrapper functions that provide a collection of additional instructions supporting a range of mathematical functions that can be used with all ARC HS processors. These include
- Basic saturating arithmetic
- Trigonometric functions
- Logarithmic and exponential functions
- Fractional division and square root functions
The instructions support 16-bit and 32-bit data types. In addition to the extension instructions, the FastMath Pack includes a number of extension auxiliary registers.
All FastMath instructions are encoded in 32-bit formats and observe all of the established rules for encoding ARCv2 instructions for use with ARC HS processors. The instructions are implemented in the APEX extension space using the major opcode 0x07. In addition, all FastMath instructions and register names have the prefix “FMP_” to ensure they do not create any namespace clashes with existing ARCv2 instructions or other customer-defined instructions.
The FastMath instructions significantly reduce cycle count compared to the same functions implemented in software. They are easy to use and implemented as standard C-functions in application code.
DesignWare ARC FastMath Pack for ARC HS Processors
- Mathematical functions for ARC
- HS processors
- Basic saturating arithmetic
- Trigonometric functions
- Logarithmic functions
- Exponential functions
- Square root functions
- Fractional division
- Support for 16-bit and 32-bit data types
- Significantly reduce cycle count
- and increase performance
- Implemented as standard
- C-functions in application code
| Description: | The FastMath Pack is a math processing accelerator for the ARC HS family |
| Name: | dwc_arc_fastmath_pack_for_hs |
| Version: | 4.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes Manual RAM Replacement in ARC Cores ( PDF ) Databooks ARC HS APEX Databook ( HTML | PDF ) ARC HS3x Series Databook ( PDF | HTML ) ARC Trace Databook ( HTML | PDF ) HAPS RDF Databook ( PDF ) Datasheets DesignWare ARC FastMath Pack for ARC HS Processors ( PDF ) DesignWare ARC HS3x Processors Datasheet ( PDF ) Reference Manuals ARCv2 FPGA Synthesis Flow ( PDF | HTML ) ARCv2 ISA Programmer's Reference Manual for ARC HS3x ( PDF | HTML ) User Guides ARC HS3x Implementation and Integration Guide ( PDF ) ARC Synopsys ASIC Reference Design Flow User's Guide ( PDF ) |
| Download: | arc_hs_processor |
| Product Code: | 7849-0, 7850-0, A279-0, A280-0, A281-0, A282-0, A603-0, A604-0, A605-0, B140-0, B141-0, B205-0, B559-0, B869-0, B870-0, B871-0, C238-0, C239-0, C240-0, C241-0, C242-0, C243-0, C244-0, C245-0, C246-0, C247-0, C248-0, C249-0, C250-0, C251-0, C252-0, C425-0, C764-0, E038-0 |