About the Event

As cutting-edge technologies like artificial intelligence (AI), 5G, electric mobility, and high-performance computing continue to evolve, analog and mixed-signal (AMS) ICs have quietly become the backbone of next-generation electronics. These AMS components are crucial in modern electronics because it enables seamless integration of analog and digital circuits empowering systems to operate smarter, faster, and more efficiently. However, conventional design methodologies are increasingly inadequate for the growing complexity. Factors such as interconnect parasitics, power integrity challenges, photonic integration, and thermal management now intersect, creating a highly intricate design landscape that demands advanced, more capable tools and approaches. With Ansys and Synopsys coming together, the vision is to bring Ansys’ high-fidelity multi-physics engines—thermal, mechanical, electromagnetic—directly into its EDA flows to enable faster design convergence. 

At our 13th annual AMS SIG India, we’ll showcase cutting-edge technologies designed to boost automation, enhance productivity, and deliver superior performance for custom designs. Attendees will gain first-hand insights from leading semiconductor companies on how they tackle advanced design challenges using Synopsys AMS and multi-physics solutions. With the Indian semiconductor ecosystem rapidly embracing new technologies, staying ahead of this curve is more critical than ever. This event offers an unparalleled opportunity for professionals to access valuable knowledge, network with industry leaders, and leverage innovations to push the boundaries of what’s possible.

Note: This is a Synopsys customer event. Due to limited seating capacity, registration requests will be reviewed upon submission.                               

 

Keynote Speakers


Mark Han

Vice President, R&D Engineering

Synopsys

Praveen Beniwal

Senior Manager

Micron Technology

Event Agenda


10:00 a.m.
Registration Check-in Opens

Be sure to come early for some coffee/tea before the keynote begins.


10:30 a.m. - 10:40 a.m.
Welcome Address


10:40 a.m. - 11:10 a.m.
Industry Keynote | Machine Learning: Powering the Next Wave of Silicon Innovation

Praveen Beniwal, Micron


11:10 a.m. - 12:30 p.m.
User Presentations

Accelerated Yield Qualification Signoff for 2nM XPU SRAMs using Advanced Monte Carlo Technique | Deepesh Gujjar,  MediaTek

Enhancing Accuracy of Timing Verification & Characterization of Self Timed SRAMs with NanoTime | Krishna Sai Polisetty, Intel

Comprehensive Electrical & Thermal Integrity of Power Management IC using a New Integrated Solution | Girish Bijjal, Texas Instruments


12:30 p.m. - 1:15 p.m.
Networking Lunch

Grab your lunch and explore live demos showcasing accelerated analog design and simulation tools.


1:15 p.m. - 2:15 p.m.
User Presentations

High-Capacity Macro Verification: A Unified AMS-SDF Approach using “VCS PrimeSim AMS” | Jeevan Ramaswamy, Broadcom

Layout Migration for Compatible Technology Nodes | Abijeeth N S, Samsung


2:15 p.m. - 2:45 p.m.
Synopsys Keynote | Designing the Future of AMS Design Productivity: Fast, Accurate, Integrated, Multiphysics-Aware Workflows from Synopsys

Mark Han, Synopsys


2:45 p.m. - 3:15 p.m.
Ecosystem Partner Presentation | Designing Next Generation Wireless SoC using Synopsys Advance Technologies

Deepak Pancholi, Sophic Silicon Technologies Pvt Ltd


3:15 p.m. - 3:45 p.m.
Networking Break

Enjoy coffee/tea, meet Synopsys experts at technical booth to discuss and learn more about AMS solutions.


3:45 p.m. - 4:30 p.m
Panel Discussion | Unlocking New Possibilities in Analog and Custom Design Through AI

Panelists: Abhishek Kumar Khare - Samsung; Alex James - Digital University Kerala; Jitendra Adwani - Qualcomm; Vikas Gadi - Synopsys

Moderator: Ahmed Ramadan - Synopsys


4:30 p.m
Closing Remarks and Lucky Draw

Live Demo Experience

Visit our dedicated Live Demo Experience to explore the newest capabilities in AMS technologies and see how designers can dramatically speed up their analog, mixed-signal, and RF development cycles. Our experts will walk you through hands‑on demonstrations showcasing:

Featured Demo Topics:

1. Totem-SC/ParagonX/HFSS for AMS Design Signoff

2. Custom Design Flow Advancements

Contact Us

If you have any questions, please send us an email.

View Proceedings

Note: SolvNetPlus account is required to access proceedings.