Go Back
By Industry
By Technology
Synopsys Cloud
Synopsys Cloud

Cloud native EDA tools & pre-optimized hardware platforms

Request a Free Trial →
Multi-Die System Solution
Multi-Die System Solution

A comprehensive solution for fast heterogeneous integration

Discover Multi-Die →
View All Solutions →
Explore Silicon Design, Verification & Manufacturing

Synopsys is a leading provider of electronic design automation solutions and services.

Families
Optical Design
Photonic Design
Design
3D Image Processing
Verification
Modeling & Simulation
Manufacturing
Try Synopsys Cloud
Synopsys Cloud

Unlimited access to EDA software licenses on-demand

Request a Free Trial →
Explore Silicon IP

Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs.

Interface IP
Processor IP
Analog IP
Memories & Libraries
SoC Architecture
Security IP
SoC Infrastructure IP
IP Accelerated
IP Markets
Synopsys IP Portfolio Cover
Synopsys IP Portfolio
Download Brochure →
Synopsys IP Technical Bulletin
Read Latest Issue →
Explore Application Security

Synopsys helps you protect your bottom line by building trust in your software—at the speed your business demands.

Integrated AppSec Solutions
Software Risk Analysis
AppSec Program Services
Your guide to securing your open source supply chain
Your guide to securing your open source supply chain
Read the report →
View All Products →
Company Overview
Resources
SNUG 2024 | Synopsys
SNUG 2024

Synopsys User Group Conference

Learn more →
Synopsys Job Search Thumbnail
Pursue Your Passion

Start Your Job Search

Apply Now →

SNUG Canada 2015 Proceedings

2017 | 2015 | 2014

Complete Proceedings

Speeches
Keynote
Silicon to Software - 'Shift Left'
Author(s): Chi-Foon Chan, President and co-CEO - Synopsys
User Papers and Presentations
A1 - User Session - Testbench Techniques with UVM
Replacing Hardcoded Register Values with Hardcore Abstraction
Author(s): Alex Melikian, Hilmar Van Der Kooij - Verilab Canada
PaperPresentationSession Recording

RESSL UVM Sequences to the Mat
Author(s): Bryan Morris, Jeff McNeal - Verilab Canada
PaperPresentation

Verifying C++ Firmware Sequences in UVM Environment (Best Presentation - 3rd Place)
Author(s): Ashwini Holla - Advanced Micro Devices
PaperPresentationSession Recording
A2 - User & Tutorial Session - PrimeTime PX and Large Scale Design STA
Gaining Confidence in Your Publicized Power Numbers
Author(s): Guy-Armand Kamendjé, Olivier D’Arcy - Huawei Technologies Canada Co., LTD
PaperPresentation
B1 - User Session - Speed Up Your Simulation
Architecting Your Way to Acceleration in UVM (Technical Committee Award)
Author(s): Dean Justus, Paul Lungu - Ciena
PaperPresentation

Method to Partition Your Gate Simulation Debug (Best Presentation - 1st Place)
Author(s): Kendall Chan - Advanced Micro Devices
PaperPresentation

SVAs in IP - The Holy Grail or the Holy Snail
Author(s): Lawrence Said, Markus Pugi - Cisco Systems
PaperPresentation
B3 - User & Tutorial Session - IC Compiler & PrimeTime SI
Experiences Using PrimeTime Physically-Aware ECO Technology
Author(s): Khaled Heloue, Rajit Seahra - Advanced Micro Devices
PaperPresentationSession Recording

Script Based DDR Data Bus Balancing Using IC Compiler (Best Presentation - 2nd Place)
Author(s): Yuri Talaga - Vixs Systems; Jim Lehmann - Synopsys
PaperPresentation
C2 - User & Tutorial Session - SerDes Integration and RTL Power Estimation
Physical and Timing Aspects of Synopsys DesignWare Enterprise 12G SerDes Integration
Author(s): Boris B. Dzerdz - IDT Canada
PaperPresentation
Publication Only
Publish Only
Analysis in Time and Frequency Domain of PMSM Drive in Aerospace Applications
Author(s): Novica A. Losic - Honeywell Aerospace
Publish Only

Analysis of Power Flow in 3-ph Inverters Feeding Inductive Loads in Aerospace Applications
Author(s): Novica A. Losic - Honeywell Aerospace
Publish Only

Correlation Comparison Between DCT Synthesis and IC Compiler Place and Route Using SPG Flow Versus a Non-SPG flow
Author(s): Tom Tsopelas, Don Dattani - Cognitive Systems
Publish Only
Tutorials
A2 - User & Tutorial Session - PrimeTime PX and Large Scale Design STA
Large Scale Design STA - Hierarchical or Flat, Distributed or Single Machine - Which Way to Go for Timing Signoff?
Author(s): Vijay Govindarajan, Synopsys
TutorialVideo
B2 - Tutorial Session - Achieving Optimal QoR with Design Compiler
Achieving Optimal Quality of Results Faster with Design Compiler
Author(s): Tom Wilderotter - Synopsys
Tutorial
B3 - User & Tutorial Session - IC Compiler & PrimeTime SI
Using Data Flow Analysis for Floorplanning
Author(s): Tom Concannon - Synopsys
TutorialVideo
C1 - Tutorial Session - Coverage Closure & Advanced Debug
Advanced Protocol Debug with Verdi³ 2015.09
Author(s): Chris Thompson - Synopsys
Tutorial

Speed Up Coverage Closure with VC FCA & Echo
Author(s): Alex Lorgus, Tyler Bennett - Synopsys
Tutorial
C2 - User & Tutorial Session - SerDes Integration and RTL Power Estimation
Using SpyGlass to Monitor and Reduce Power in Your Design
Author(s): Ken Mason - Synopsys
Tutorial
C3 - Tutorial Session - IC Compiler Update
IC Compiler’s Latest 2015.06 Release Delivers Significant Performance Power Area (PPA) Improvements and Faster Closure on Emerging and Established Nodes
Author(s): Chris Puff - Synopsys
TutorialVideo
Panel Presentation
A3 - Panel Session - IC Compiler II
Unleashing the Power of IC Compiler II - User Experiences
Author(s): Rajit Seahra - AMD; Raj Verma - Qualcomm; Thomas Andersen, Costas Conistis - Synopsys
PresentationVideo
View All SNUG Proceedings

View past keynotes from SNUG Silicon Valley

Watch our ‘How-To’ videos to learn the benefits of the SNUG Canada mobile app!

Contact Us

Platinum Sponsors:

Arm
GLOBALFOUNDRIES
Samsung
tsmc
Related Items