Contact Sales
ansys.com
Synopsys and Ansys power the future of innovation—connecting silicon to systems.
EDA
System
IP
SolvNetPlus
Training & Education
Architecture and Key Features
Specifications: FlexRay
Key VIP Features
- Host, communication controller, bus driver
- Specification linked Functional coverages
- Text file-based configuration setting
- Protocol checker, callbacks and error injection
Debug and Analysis
- FSM state debug ports and support for trace files
Key Protocol Features
- Bit rates - 10Mbps, 5Mbps and 2.5Mbps
- 1 or 2 communication channels
- Message buffer configurable from 2 bytes up to 254 bytes
- Communication cycle - Static segment, dynamic segment, symbol window, NIT (network idle time)
- Synchronization methods TT-D, TT-L, TT-E (Optional)
- Frame ID, cycle counter and channel-based message filtering for Tx and Rx buffers
- Single or multi-master clock synchronization, bit strobing
- Synchronous and asynchronous frame transfer
- Error detection and signaling, scalable fault tolerance
- Network topologies —Bus, star, hybrid (bus and star mixed)
Ask
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.