Go Back
By Industry
By Technology
Synopsys Cloud
Synopsys Cloud

Cloud native EDA tools & pre-optimized hardware platforms

Request a Free Trial →
Multi-Die System Solution
Multi-Die System Solution

A comprehensive solution for fast heterogeneous integration

Discover Multi-Die →
View All Solutions →
Explore Silicon Design, Verification & Manufacturing

Synopsys is a leading provider of electronic design automation solutions and services.

Families
Optical Design
Photonic Design
Design
3D Image Processing
Verification
Modeling & Simulation
Manufacturing
Try Synopsys Cloud
Synopsys Cloud

Unlimited access to EDA software licenses on-demand

Request a Free Trial →
Explore Silicon IP

Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs.

Interface IP
Processor IP
Analog IP
Memories & Libraries
SoC Architecture
Security IP
SoC Infrastructure IP
IP Accelerated
IP Markets
Synopsys IP Portfolio Cover
Synopsys IP Portfolio
Download Brochure →
Synopsys IP Technical Bulletin
Read Latest Issue →
Explore Application Security

Synopsys helps you protect your bottom line by building trust in your software—at the speed your business demands.

Integrated AppSec Solutions
Software Risk Analysis
AppSec Program Services
Your guide to securing your open source supply chain
Your guide to securing your open source supply chain
Read the report →
View All Products →
Company Overview
Resources
SNUG 2024 | Synopsys
SNUG 2024

Synopsys User Group Conference

Learn more →
Synopsys Job Search Thumbnail
Pursue Your Passion

Start Your Job Search

Apply Now →

Must Attend Event

Join us for the Signoff Special Interest Group (formerly PrimeTime SIG) in-person event on November 2, 2023 in Sunnyvale, CA.  This technical event will supercharge your design closure process and empower you to tackle the most intricate design challenges. This year’s event will have two dedicated tracks.  Track one - Signoff, will explore the latest technology advancements in timing, power, extraction, and ECO.  Track two - Physical Signoff & ESD, focus's on the latest innovations in DRC, LVS, RC extraction, power devices, and ESD areas. You will hear from industry experts on breakthrough techniques and methodologies that accelerate design closure for advanced node digital and analog designs. Don’t miss this opportunity to engage in technical discussions, share insights, and collaborate with like-minded professionals. Register to attend today. 

 

Thu. November 02, 2023
11:30 - 12:15 AM PDT
Registration Check in & Lunch
Read More

Badge pick-up begins at 11:30. Lunch will be served, come early for a chance to eat and network before sessions begin. 

Read Less
Thu. November 02, 2023
12:15 - 12:50 PM PDT
Synopsys Signoff Vision
  • Jacob Avidan, Senior Vice President, Engineering, Synopsys
Read More

Jacob Avidan, Senior Vice President of Engineering, will outline industry trends and challenges in Signoff and articulate Synopsys’s vision in this domain. He will share the innovations we have made in driving signoff technology forward to drive your productivity, along with the growing impact of AI and the promise of generative AI. Jacob will outline the need for multi-die Signoff and the importance of Signoff in the broader Synopsys Digital Platform. He will wrap up the talk with 2023.12 Highlights and the Signoff Roadmap ahead.

Read Less
Signoff Track
Thu. November 02, 2023
12:55 - 01:20 PM PDT
Distributed STA and ECO for Next Generation Hyperscaler Designs
  • Sarvesh Ganesan - Microsoft
Read More Read Less
Signoff Track
Thu. November 02, 2023
01:20 - 01:45 PM PDT
PrimePower+ Power Replay Flow
  • Vishnu Pothireddy  - Cisco Systems
Read More Read Less
Signoff Track
Thu. November 02, 2023
01:45 - 02:10 PM PDT
Leveraging PrimeShield Voltage Slack Analysis To Build Vmin Robust Designs and Explore the Lowest Possible Vmin Reduction
  • Muniswara (Munish) Raja - Intel
Read More Read Less
Physical Signoff & ESD Track
Thu. November 02, 2023
12:55 - 01:15 PM PDT
Performance Improvements at Full Chip Level using IC Validator Elastic on Intel XEON Design
  • Matt Nichelson - Intel
Read More Read Less
Physical Signoff & ESD Track
Thu. November 02, 2023
01:15 - 01:45 PM PDT
Unlocking the Potential: Advanced StarRC Extraction Methodologies for Accurate Custom/RF Design Closure
  • Krishnakumar Sundaresan - Synopsys
Read More Read Less
Physical Signoff & ESD Track
Thu. November 02, 2023
01:45 - 02:10 PM PDT
Improving Design ESD Robustness with Full Chip CDM Simulation
  • Srinivas Velivala - Synopsys
Read More Read Less
Thu. November 02, 2023
02:10 - 02:25 PM PDT
Break
Read More Read Less
Signoff Track
Thu. November 02, 2023
02:25 - 02:50 PM PDT
Hyperscale Based Large Subsystem Timing Closure using Synopsys Tweaker ECO
  • Ramesh Murugesan - NVIDIA
Read More Read Less
Signoff Track
Thu. November 02, 2023
02:50 - 03:15 PM PDT
IR Aware STA for Advanced Process Nodes
  • Srinivas Chilukuri - Qualcomm
Read More Read Less
Signoff Track
Thu. November 02, 2023
03:15 - 03:30 PM PDT
Migrating to Synopsys PrimeClosure
Read More Read Less
Physical Signoff & ESD Track
Thu. November 02, 2023
02:25 - 02:50 PM PDT
Improving PMIC & Power Transistor Design Efficiency & Reliability in Advanced Technologies
  • Philipp Lindorfer - Synopsys
Read More Read Less
Physical Signoff & ESD Track
Thu. November 02, 2023
02:50 - 03:10 PM PDT
Synopsys IC Validator Productivity Features for Faster Signoff
  • Ramulu Undevalli - NVIDIA
Read More Read Less
Physical Signoff & ESD Track
Thu. November 02, 2023
03:10 - 03:30 PM PDT
Synopsys IC Validator Demo
Read More Read Less
Thu. November 02, 2023
03:30 - 04:30 PM PDT
Networking Reception
Read More

Join us for a reception after the sessions to network with colleagues and presenters.  

Read Less

Location Details

Please park in the Synopsys Parking Garage: 645 Palomar Ave, Sunnyvale CA, 94085

After parking in the garage cross Palomar Ave to  Synopsys HQ, Building 1: 800 N Mary Ave , Sunnyvale, CA 94085

Follow signs to the check-in and badge pick up.  Please bring a photo ID for check-in. 

Synopsys HQ Map