Contact Sales
Contact Sales
Our Company
Why Synopsys?

Our Technology, Your Innovation™. Trusted industry leader.

Learn more
Industry
Technology
Navigating Software-Defined Vehicle Development

Discover strategies to boost SDV innovation, reduce costs, and enhance reliability.

Download
By Function
Synopsys.ai
EDA
System
IP
SolvNetPlus SolvNetPlus gives instant access to docs, downloads, training, and self-help support resources online.
Training & Education Synopsys provides training delivered by subject matter experts, offering both public and private courses.
Learn
Synopsys Converge

Embedded World 2026

Stand 4-208

From Silicon to Systems: Re-engineering Engineering for Silicon Design and Software-Defined Systems

 

Join us at Embedded World 2026 to explore how Synopsys is empowering engineers to overcome the complexity of modern embedded systems. 

Synopsys solutions address the engineering challenges of software-defined systems development, accelerate time to market, and reduce development costs through advanced analysis and virtualization. Our solutions also mitigate risks by ensuring safety, cybersecurity, and IP protection associated with complex hardware and software systems.

 

Date/Time:
March 10-12, 2026

Location:
Nürnberg, Germany

Schedule a Meeting

Demo: Enabling Customers to Configure NXP FMEDA Using Ansys Medini Analyze Tool

Live demo available on NXP Booth: 4A-222 & Synopsys Booth: 4-208

NPX logo

Synopsys Booth Expo | Hall 4-208

Synopsys solutions for Silicon Development, MBSE for Automotive and Aerospace & Defense, Cybersecurity, and Electronics Digital Twins for automotive software testing and automated system testing

RISV-V International Pavilion | Hall 5-119

Synopsys solutions to enable fast SoC development

Speakers & Highlights

Session: 3.7 Safety & Security - Reliable Architectures
Wed. March 11, 2026
10:30 - 11:00 AM PDT
Most Automotive MPU Strategies Have Hidden Safety Flaws, Is Yours One of Them?
  • Kevin Brand
Read More

Hear from Kevin to explore current MPU validation challenges and testing processes on hardware but more importantly shows through case study, that virtual prototypes can give a significant boost in testing efficiency and test coverage.

Read Less
Session: 5.9 Software & Systems Engineering - Formal Verification
Wed. March 11, 2026
03:30 - 04:00 PM PDT
Usage of Formal Methods in Embedded Software Development to Automate Test Case Generation Based on Model Coverage Gaps.
  • Vincent Rossignol
Read More

This presentation introduces a Model Coverage Assistant (MCA), which improves software verification efficiency by automating coverage analysis tasks at model level. MCA applies formal methods to identify untestable points or generate test cases, reducing manual effort and saving up to 70% in V&V time.

Read Less
Session: 8.4 Use Cases for Embedded - Development Processes
Thu. March 12, 2026
09:30 - 10:00 AM PDT
Informed Systems Engineering Decision-making Through SysML v2 Modelling with Architecture Simulation.
  • Dr. Bernhard Kaiser
Read More

This session presents a methodology that integrates system architecture modelling with architecture-level simulation to close this gap. The workflow builds on SysML v2 models, enriched with domain-specific libraries, to capture requirements, system concepts, and hardware/software abstractions. 

Read Less
Session: 4.11 Hardware Design - RISC-V Applications
Thu. March 12, 2026
11:45 - 12:15 PM PDT
Extending RISC-V into VLIW/SIMD Architectures for Application-Specific Workloads.
  • Gert Goossens
Read More

The RISC-V ISA provides opcode space to encode custom instructions, typically operating on RISC-V’s register file. This can offer meaningful speedups. For higher performance, parallel processing is needed in the form of instruction-level parallelism (ILP) and data-level parallelism (DLP). We'll discuss the concepts for custom extensions to the RISC-V ISA, for application-specific workloads and illustrate the effectiveness of this approach with case studies.

Read Less

Agenda Exhibition & Conference