- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
Software Security
+ Software Security Services Managed Services + Program Development & Design + Training Support< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
SNUG Penang Call for papers
Call for Papers is Now Open Closed. Please contact the SNUG Team with questions
If you have used Synopsys technology to overcome difficult design issues and to accelerate your innovation, the SNUG community wants to hear from you!
Share your experience using Synopsys tools and IP at the 2017 Synopsys Users Group (SNUG), Penang. SNUG brings together Synopsys users, technologists and industry experts for your local technical conference devoted to the challenges of electronic design and verification.
As a published SNUG author, you will increase your visibility in the local design and worldwide Synopsys User communities. In addition to the professional recognition, you’ll be eligible for significant cash awards.
For more information, please review the Guidelines or contact your SNUG Team
The call for papers is closed. The SNUG Technical Committee will review the submitted proposals and notify authors about program acceptance by April 17, 2017.
We have a preliminary list of topics to get you started. But, don’t let that limit your ideas or innovation in your submission.
- Accelerating Functional ECOs
- Accelerating SoC Verification (Verification Planning & Coverage, Analog-Mixed Signal, UVM Verification)
- Advanced Application Methodologies (ARM, Graphics/GPUs, Processors)
- Advanced Design Methodologies (High Performance, Low Power, Area Optimization, Time to Market)
- Analog and Mixed-Signal Simulation (SPICE, FastSPICE)
- Applying Advanced Technologies (7/10/14/16nm, 3DIC, FinFET)
- Characterization (Standard Cell, Memory, I/Os, Complex Cells)
- Design and Verification Debug (RTL/Gates, Testbench, UVM, Protocol, UPF, Hardware/Software)
- Design Closure and IC Signoff (DRC/LVS, STA, Extraction)
- FPGA Design and Verification
- Full Custom Design and Methodologies
- Functional Safety Verification (Fault Modeling, Fault Simulation)
- IP Integration into SoCs (Interfaces, Processors, Security, Foundation IP, etc.)
- Low Power Design (Analysis and Power Reduction Methodologies and Techniques, Static and Dynamic Low Power Verification)
- Maximizing Results with Established Technology Nodes
- Prototyping (Virtual Prototyping, HAPS, Hybrid Prototyping)
- Static and Formal Verification (Advanced Linting, Clock and Reset Domain Verification, Timing Exception Verification, Formal Property Verification, Formal Apps)
- System Design and Validation
- Test Automation (Design-for-Test (DFT), Yield Analysis, ATPG, Diagnostics, Compression)
Copyright Statement
Please carefully read the following notice before submitting your written materials to the SNUG program.
By submitting materials to the SNUG program, you and your employer are giving Synopsys the following rights: to reproduce, publish and distribute the submitted materials on the SNUG web site for access by Synopsys employees, contractors, and licensees.
It is your responsibility to confirm that your employer agrees to the use described above. You and your employer reserve the right to modify the submitted materials at any time. Synopsys shall reproduce any copyright or other legal notices that you include in your submitted materials. Synopsys will not use your submitted materials for product marketing purposes without first obtaining your express written consent.
If you have any questions about this copyright statement, please contact the SNUG Team before submitting your proposal.
For the complete author submission timeline, please view the SNUG Penang Author’s Kit
If you have questions, please contact the SNUG Team
Silicon Valley 2017 Keynote
Platinum Sponsors:
