EDA
System
IP
SolvNetPlus
Training & Education
Architecture and Key Features
Specifications: USB PD 3.1/3.0/2.0/1.3/1.1+ECNs
DUT Types/Topology: Cable, Receptacle, Power Delivery Source and Sink
Key VIP Features
- Plug/Receptacle/Cable Mode
- Analogue Module available with configurable Resistor and Voltage values
- Alternate Mode, Auxiliary Mode, Support for 3rd Party Protocols
Debug and Analysis
- Protocol Analyzer with Unified Debug Environment
- Trace files and Verbose Controlled Logs
- Debug Ports in Waveform Dumps
Key Protocol Features
- Power Negotiation with UFP/Cable Plug
- Power Role Swap/Fast Role Swap, Data Role Swap, Vconn Swap
- Vendor Defined Messages (VDMs) - Structured/Unstructured
- Control/Data/Extended Messages – All
- Power Defined Objects - Message Exchange
- Encoding/Decoding - 4b/5b
- Reset - Hard Reset/ Soft Reset/ Cable Reset
- BIST Testing and BIST Patterns
- Chunking Support
- Response/Request Policy Request
Test Suites / Groups Features
- Covers both directed and constrained random tests
- DFP/UFP/CP, UVM IEEE support
- Tailor Made for Testbench Migration from IP level to SoC level & capabilities to add Custom sequences
Ask Synopsys
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.