- Silicon Design & Verification
- Silicon IP
- Software Integrity
- About Us
- Silicon Design & Verification Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP Products
- Solutions
- Resources
- Services
- Community
- Software Integrity
- Services
- Solutions
- Resources
- Training and Education
- Support
- About Us
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
3D Model Generation
Simpleware Products
Simpleware for Life Sciences
Simpleware for Materials & Manufacturing
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< overview
Silicon Design & Verification Products
+
Design
+
System Simulation & Modeling
+
Verification Continuum
+
3D Model Generation
+
Silicon Engineering
+
Optical Solutions
< Solutions
< Solutions
< Solutions
< Resources
< Resources
< Resources
< overview
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< Training
< overview
< main menu
< Silicon IP Products
< Silicon IP Products
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Silicon IP Products
< Silicon IP Products
Processor Solutions
ARC Processors
Embedded Vision Processors
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< overview
Silicon IP Products
+
Interface IP
+
Memories & Libraries
+
Analog IP
+
Processor Solutions
+
IP Subsystems
+
Security IP
+
Market Segments
+
IP Accelerated
+
SoC Infrastructure IP
< Solutions
< Resources
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< Software Integrity
< Software Integrity
< Services
< Services
Program Development & Design
BSIMM Maturity Model
Maturity Action Plan (MAP)
Policies & Standards
Metrics
Software Security-in-a-Box
< Solutions
< Solutions
< Resources
< Resources
Listen
Podcasts
< Training and Education
Product Education
< Support
< Support
Contact Support
< main menu
< About Us
< About Us
< About Us
< About Us
< About Us
< About Us
VC Verification IP for MHL
Synopsys® VC Verification IP for MHL provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve accelerated verification closure of MHL devices operating with TMDS and CBUS links.
Highlights
- Native SystemVerilog/UVM
- Runs natively on major simulators
- Built-in protocol checks
- Built-in verification plan and coverage
- Source code test suite
- Error injection
Key Features
- Supports MHL 3.2 specification
- TMDS and CBUS link interface
- MHL Audio and Video formats
- TMDS Packetization
- All supported quantization and colorimetry
- 3D Video, High-End Video
- Audio (ACR, ASP, CMP)
- Audio/Video info frames
- MSC/DDC/eMSC Commands
- EDID access
- eCBUS-S, eCBUS-D, CBUS1