- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- Academic Programs
- Electronic Design
- Optical Design
- Static Analysis
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare Mobile Devices< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
Software Security Professional Services
Embedded Software Testing Insider Threat Detection Red Teaming Secure Coding Guidelines Software Architecture & Design Thick Client Testing< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
Community
Community Overview< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
SpyGlass Constraints
Specify Early, Validate Continuously and Automate Handoff
Quality of constraints dictates the quality and speed of implementation. Constraints impact is multidimensional spanning synthesis, timing analysis, and physical design. More than 25 percent of design projects go through more than ten iterations due to constraints issues. The burden of overall constraints effectiveness is on the design engineers across the development process. The SpyGlass® Constraints solution addresses these challenges with a broad-based solution starting early in design process and providing an environment to validate continuously.
Introduction
Creating and ensuring correct and consistent constraints, at all levels of the design hierarchy and throughout the design cycle, is a vital and increasingly challenging task. The difficulties can include: writing new constraints, managing thousands of lines of legacy constraints, managing thousands of timing exceptions, experiencing unwanted iterations due to changing constraints and implementing erroneous constraints resulting in redesigns or even respins.
The SpyGlass Constraints solution provides a productivity boost to IC design efforts by automating the creation and validation of constraints. SpyGlass Constraints generates new constraints where needed and verifies that existing constraints are correct and consistent early in the design flow.
The SpyGlass solution can trim weeks or more from design schedules by pinpointing the root cause of constraint problems. By ensuring valid constraints, SpyGlass Constraints can eliminate design flaws and costly respins. The solution also creates a smooth handoff between tools in multi-vendor flows. Advanced options streamline constraints management tasks by automating timing exception generation and verification.
Features and Benefits
- Automatically creates and verifies constraints
- Ensures that constraints are correct and consistent throughout the design flow, from RTL through floor planning
- Validates consistency and correctness at all levels: chip-to-block and block-to-block
- Can save weeks or months of manual creation and verification effort
- Supports RTL and netlist input
- Supports full Tcl-based SDC, compliant with Design Compiler® and PrimeTime®
- Flags redundant and over-specified constraints
- Advanced options automate timing exception generation and verification