- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
Software Security
+ Software Security Services Managed Services + Program Development & Design + Training Support< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
CODE V Feature Close-up: Global Synthesis
Obtain multiple design solutions in three easy steps
With CODE V’s Global Synthesis®, you have the ability to solve real-world optical design problems faster and easier than other approaches, such as genetic algorithms or simulated annealing. Because of its unparalleled efficiency, Global Synthesis can be used to help solve complex problems with a large number of variables and many constraints, including zoom lenses. Run times can range from just a few minutes for smaller problems to a few hours or overnight for complex optical systems. In either case, Global Synthesis has demonstrated a remarkable ability to generate multiple solutions, all meeting the required constraints.
Global Synthesis works in three easy steps.
Global Synthesis can quickly generate multiple design solutions, all meeting the required constraints. Use it to generate starting designs or confirm that the final design candidate is the best one.
Step 1: Choose your starting point
Pick any ray traceable starting point for your design. Use a patent search, first-order layouts, past designs, experienced guesses, or even parallel plates with an angle solve. Pick your merit function and define your constraints (such as focal length, packaging, and distortion).
Step 2: Put Global Synthesis to work
Global Synthesis will take your starting point and optimize it locally. Then it will automatically run a directed global search of solution space for other possible design forms and locally optimize them, saving each solution for further analysis and refinement. Global Synthesis will provide numerous optimized solutions, all meeting your required constraints, and sometimes including one global minimum.
Step 3: Select your final design
Global Synthesis will sort the solutions by error function. You can then select and analyze the most promising and refine one or more to a final design. Not surprisingly, this final design may have a different and perhaps improved form from your original starting point. Thus, it often provides the outstanding solution you were looking for. Or it may verify that your original configuration was the best, after all.
More Information
To learn more about CODE V and Global Synthesis, contact our sales team to request a product demonstration or trial license.