- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare Mobile Devices< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
Software Security Professional Services
Embedded Software Testing Insider Threat Detection Red Teaming Secure Coding Guidelines Software Architecture & Design Thick Client Testing< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
HAPS® Prototyping Solutions
Prototyping Made Easy
For over 10 years Synopsys has been delivering prototyping systems to hardware and software engineers. The HAPS (High-performance ASIC Prototyping Systems) family of products provides an integrated and scalable hardware-software solution leveraged by design and verification teams to improve their ASIC design schedules and avoid costly device re-spins.
The Synopsys HAPS prototyping solution consists of a suite of modular, easy-to-use products for ASIC and SoC prototyping that include HAPS hardware components supported by an integrated software tool flow for design planning, FPGA synthesis, and debug. HAPS systems are also supported by an ecosystem of third-party vendors from the Synopsys HAPS Connect Program that provide daughter boards, services and hardware for HAPS.
.jpg.imgw.850.x.jpg "HAPS Series Products")
HAPS-80
Uses Xilinx Virtex® UltraScale™ FPGAs for capacity over 1.6 billion ASIC gates. The fastest, most affordable way to validate SoC and ASIC designs.
HAPS-70
Uses Xilinx Virtex®-7 FPGAs for capacity up to 288 million ASIC gates. The world’s most popular prototyping system: reliable, flexible, with a design flow for rapid bring-up.
HAPS-Developer eXpress (HAPS-DX)
Uses Xilinx Virtex®-7 FPGAs for capacity up to 4 million ASIC gates. HAPS-DX combines hardware and software automation to make system bring-up as quick and easy as possible with a flexible I/O interface architecture to support Synopsys HapsTrak 3 and industry standard FPGA Mezzanine Card (FMC) formats.
HAPS ProtoCompiler
Comprehensive design automation and debug for the HAPS Series of physical prototypes. Features include: FPGA synthesis for HAPS, system planning, RTL debug and system bring-up utilities, and interfaces for transactor-based validation.