Fusion Technology™ redefines conventional EDA tool boundaries across synthesis, place-and-route and signoff, sharing integrated engines across the industry’s premier digital design products. It enables designers to accelerate the delivery of their next-generation designs with the industry-best quality-of-results (QoR) and the fastest time-to-results (TTR).
- Silicon Design & Verification
- Silicon IP
- Software Integrity
- About Us
- Silicon Design & Verification Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP Products
- Solutions
- Resources
- Services
- Community
- Software Integrity
- Tools & Services
- Training & Education
- Solutions
- Resources
- Support
- Partners
- About Us
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
3D Image Processing
Simpleware Products
Simpleware for Life Sciences
Simpleware for Materials & Manufacturing
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
Photonic Solutions
PIC Design Suite
< overview
Silicon Design & Verification Products
+
Design
+
System Simulation & Modeling
+
Verification Continuum
+
3D Image Processing
+
Silicon Engineering
+
Optical Solutions
+
Photonic Solutions
< Solutions
< Solutions
< Solutions
< Solutions
< overview
< Resources
< Resources
< Resources
< overview
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< Training
< overview
< main menu
< Silicon IP Products
< Silicon IP Products
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Silicon IP Products
< Silicon IP Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< overview
Silicon IP Products
+
Interface IP
+
Memories & Libraries
+
Analog IP
+
Processor Solutions
+
IP Subsystems
+
Security IP
+
Market Segments
+
IP Accelerated
+
SoC Infrastructure IP
< Solutions
< Resources
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< overview
Software Integrity
< Tools & Services
< Tools & Services
Professional Services
Strategy and Planning (BSIMM)
Architecture & Design
DevSecOps Integration
Cloud Security
Industry Solutions
< Tools & Services
Open Source Audits
< overview
< Training & Education
< Training & Education
Product Education
< overview
< Solutions
< Solutions
< Resources
< Resources
< Support
< Support
Contact Support
< Partners
< main menu
Software Integrity
+
Software Integrity
+
Tools & Services
+
Training & Education
+
Solutions
+
Resources
+
Support
+
Partners
< About Us
< About Us
< About Us
< About Us
< About Us
< About Us
Fusion Technology
Best-in-Class Optimization + Industry-golden Signoff
It redefines conventional EDA tool boundaries across synthesis, place-and-route and signoff, sharing engines across the industry’s premier digital design products, and a unique, single data model for both logical and physical representation. Fusion Technology enables one DNA backbone across the Synopsys Design Platform that includes IC Compiler™ II, Design Compiler® Graphical, PrimeTime®, StarRC™, IC Validator, DFTMAX™, TetraMAX® II, and Formality® tools. It provides ECO Fusion, Signoff Fusion, and Test Fusion, resulting in the most predictable RTL-to-GDSII flow with the fewest iterations, as well as unsurpassed design frequency, power, and area.
"We believe Synopsys’ Fusion Technology is a game-changing innovation in the semiconductor industry, and it will certainly help Samsung Foundry, as well as our customers, to bring innovative products to market more quickly."
-Jaehong Park, senior vice president, ASIC & IP Team at Samsung Electronics
Achieve Optimal PPA Results, Faster
- Signoff Fusion drives faster signoff closure by bringing PrimeTime static timing analysis, StarRC extraction, PrimePower, and RedHawk™ Analysis Fusion golden-signoff analysis natively inside IC Compiler II, improving flow predictability. Using PrimeTime’s golden-signoff backbone eliminates the need for excessive design margin and over-constraining for both optimization and signoff enabling perfect correlation, reduced pessimism, and superior QoR for both optimization and signoff.
- ECO Fusion builds on the fused signoff capabilities by reducing the need for excessive ECO iterations by allowing rapid design changes during the physical implementation phase with IC Compiler II, resulting in faster timing convergence and reducing the design cycle by up to 30%.
- Test Fusion is the combination of design-for-test (DFT) RTL analysis and DFT synthesis integrated into implementation, enabling best QoR while reducing silicon test costs and turnaround time.
Video
The Choice of Transistor Architecture for the 5nm Node and Beyond
White Paper
Video
Platform-Wide Innovations to Meet the Challenges of 5nm and Beyond
Press Release
Blog
Looking Past the Horizon
Thinking two steps ahead to address challenges at 5nm and below
Read it now
Press Release
Test Fusion Technology
Reduce Manufacturing Costs and Boost Quality with Test Fusion Technology with Test Points
Learn More