Advanced Fusion Technology redefines conventional EDA tool boundaries across synthesis, place-and-route, and signoff, sharing integrated engines across the industry’s premier digital design products. It enables designers to accelerate the delivery of their next-generation designs with the industry-best quality-of-results (QoR) and the fastest time-to-results (TTR).
- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
Photonic Solutions
PIC Design Suite
< Silicon Design & Verification
< Solutions
< Solutions
< Solutions
Cloud
Synopsys on the Cloud
< Solutions
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Polaris Platform
Comprehensive application security from developer to deployment
< Software Integrity
< Software Integrity
< Software Integrity
Professional Services
Strategy and programs that address security before, during and after development
< Software Integrity
< Tools
< Tools
< Tools
< Tools
< Software Integrity
< Services
Managed Security Testing
Managed SAST
Dynamic Analysis (DAST)
Penetration Testing
Mobile Application Security Testing
Network Security Testing
< Services
Professional Services
Strategy and Planning (BSIMM)
Architecture & Design
DevSecOps Integration
Cloud Security
Industry Solutions
< Services
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Solutions
< Solutions
< Resources
< Resources
< Software Integrity
< Software Integrity
Customers
< Partners
< Partners
Become a partner
< Software Integrity
< Software Integrity
Blog
< main menu
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers
< About Us
Careers
Careers
< main menu
Advanced Fusion Technology
Achieve Optimal PPA Results, Faster
Advanced Fusion technology brings synthesis optimization technology into place-and-route, and vice versa to enable better convergence and QoR. Logic restructuring provides the ability for fast area, timing, power or congestion-based re-synthesis in IC Compiler II. Coupled with RedHawk Analysis Fusion, the industry's best power-integrity-driven fixing is now available.
- Signoff Fusion drives faster signoff closure by bringing PrimeTime static timing analysis, StarRC extraction, PrimePower, and RedHawk Analysis Fusion golden-signoff analysis natively inside IC Compiler II, improving flow predictability. Using PrimeTime’s golden-signoff backbone eliminates the need for excessive design margin and over-constraining for both optimization and signoff enabling perfect correlation, reduced pessimism, and superior QoR for both optimization and signoff
- ECO Fusion builds on the fused signoff capabilities by reducing the need for excessive ECO iterations by allowing rapid design changes during the physical implementation phase with IC Compiler II, resulting in faster timing convergence and reducing the design cycle by up to 30%.
- Test Fusion is the combination of design-for-test (DFT) RTL analysis and DFT synthesis integrated into implementation, enabling best QoR while reducing silicon test costs and turnaround time.
"We believe Synopsys’ Fusion Technology is a game-changing innovation in the semiconductor industry, and it will certainly help Samsung Foundry, as well as our customers, to bring innovative products to market more quickly."
-Jaehong Park, senior vice president, ASIC & IP Team at Samsung Electronics
Video
The Choice of Transistor Architecture for the 5nm Node and Beyond
White Paper
Video
Platform-Wide Innovations to Meet the Challenges of 5nm and Beyond
Press Release
Blog
Looking Past the Horizon
Thinking two steps ahead to address challenges at 5nm and below
Read it now
Press Release
Test Fusion Technology
Reduce Manufacturing Costs and Boost Quality with Test Fusion Technology with Test Points
Learn MoreNEW Synopsys Unveils TestMAX Family of Test Products
NEW Fusion Compiler Enables Renesas to Accelerate Delivery of Next Gen Auto Designs
NEW Latest Release of Design Compiler NXT is Ready for Broad Availability
Fusion Design Platform Enables Successful Tapeout of Samsung Foundry's GAA Transistor SoC