Explore challenges and solutions in AI chip development
Design Rule Checking (DRC) verifies as to whether a specific design meets the constraints imposed by the process technology to be used for its manufacturing. DRC checking is an essential part of the physical design flow and ensures the design meets manufacturing requirements and will not result in a chip failure. The process technology rules are provided by process engineers and/or fabrication facility.
Each process technology will have its own set of rules. The number of DRC rules and complexity of rules increases as the manufacturing technology shrinks at advanced nodes. Here are some basic and common types of DRC rules:
Rule Type | Description |
Minimum Width | Smallest allowable width for a wire or metal layer. |
Minimum Spacing | Minimum distance between two wires or features. |
Minimum Area | Smallest permissible area for a given layout feature. |
Wide Metal Jog | Rules governing abrupt width changes in metal routing. |
Misaligned Via Wire | Ensures vias align correctly with metal layers for connectivity. |
Special Notch Spacing | Constraints for spacing around notches to avoid manufacturing defects. |
End of Line Spacing | Required spacing at the end of lines to prevent shorts or defects. |
Synopsys’ IC Validator physical verification is a comprehensive signoff solution, including design rule checking (DRC), layout versus schematic (LVS), fill capabilities and more.