EDA
System
IP
SolvNetPlus
Training & Education
Increased IP reuse in SoC design creates challenges in managing source RTL for systems or subsystem assembly and in handling the RTL modifications needed when creating a new or derivative design. GenSys provides an environment to enable “correct-by-construction” RTL design assembly and includes management and modification tools for RTL restructuring that enables improved productivity for front-end designers.
Benefits
- Efficiency: Enables “correct-by-construction” RTL assembly, reducing the time to create high-quality designs
- Usability: Provides an easy-to-use environment for RTL remapping and restructuring for new and derivative designs
- Reuse: Enables effective design reuse and IP integration
- Consistency: Helps dispersed design teams to create more consistent high-quality designs
