EDA
System
IP
SolvNetPlus
Training & Education
Continuing the trend of delivering innovative synthesis technology, Design Compiler® Graphical delivers superior quality of results and streamlines the flow for a faster, more predictable design implementation. Design Compiler Graphical uses advanced optimizations combined with accurate net delay modeling to achieve 5% faster timing post-placement. It extends DC Ultra™ topographical technology to provide physical guidance to IC Compiler, tightening timing and area correlation between synthesis and placement to 5% while speeding-up IC Compiler placement by 1.5X.
Benefits
- Performance: Advanced optimizations deliver 10% faster timing QoR
- Correlation: Physical guidance to IC Compiler tightens correlation of timing, area and power to within 5% and speeds placement by 1.5X
- Congestion: Accurate pre- and post-synthesis congestion prediction and congestion-driven optimization eases routing
- Efficiency: Gate-to-gate optimization for smaller area on new or legacy designs while maintaining timing Quality of Results (QoR)
- Debugging: Cross-probing between RTL, and design views such as schematic, timing reports and physical views for faster debugging
- Visualization: Early physical visualization and debugging identifies layout issues prior to physical implementation
- Convergence: Floorplan exploration for faster design convergence to an optimal floorplan
- Runtime: 2X faster runtime on quad-core compute servers
- Synthesis: Concurrent multi-corner, multi-mode (MCMM) synthesis
Ask Synopsys
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.