The Synopsys Custom Design Platform includes breakthrough technologies in simulation, reliability analysis, analog design closure, layout automation and signoff. Below are articles and blogs which highlight applications, innovations, uses and key technologies that make the Synopsys Custom Design Platform the most productive analog design solution in the market.
- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Solutions
- Customer Success
- Partners
- Resources
- Blog
- Intelligent Risk Management
- AppSec Testing Orchestration
- Vulnerability Correlation & Prioritization
- DevSecOps Integrations
- Manage Business and Software Risk
- Manage software risk at the speed your business demands.
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
Intelligent Risk Management
AppSec Testing Orchestration
Vulnerability Correlation & Prioritization
DevSecOps Integrations
< Tools & Services
< Tools & Services
Holistic Program Development
AppSec Program Strategy
Threat & Risk Assessments
Security Training
Open Source Audits
Implementation & Deployment
< Software Integrity
< Solutions
Manage Business and Software Risk
Manage software risk at the speed your business demands.
< Solutions
< Solutions
< Solutions
< Software Integrity
< Customer Success
< Customer Success
< Customer Success
< Software Integrity
< Software Integrity
Partners
< Resources
< Resources
< Software Integrity
< Software Integrity
Blog
< main menu
Software Integrity
Software Integrity
+
Tools & Services
+
Solutions
+
Customer Success
Partners
+
Resources
Blog
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
Custom Design Platform Articles
Article: Impact Of GAA Transistors At 3/2nm
The chip industry is poised for another change in transistor structure as gate-all-around (GAA) FETs replace finFETs at 3nm and below, creating a new set of challenges for design teams that will need to be fully understood and addressed.
Blog: How to Radically Improve Analog Layout Efficiency with Highly Reusable User-Defined Devices
With increasingly tougher analog design deliveries, now it is the perfect time to take PCells’ power to another level by unleashing fresh wave of innovation, new methodologies and workflows, with Custom Compiler™ User-Defined Device (UDD). Learn what is UDD and why is it needed?
Newsletter: The Accelerated Momentum Behind Customers’ Adoption of Synopsys Custom Design Platform
What’s driving the momentum behind customers’ adoption of a more modern solution for analog and mixed-signal design? Learn about various analog/mixed-signal design challenges, considerations and technologies that deliver faster layout and design closure. Learn how Synopsys provides designers an accelerated path to meet their design requirements and time-to-market targets.
White Paper: Machine Learning - Everywhere: Enabling Self-Optimizing Design Platforms for Better End-to-End Results
Machine-learning offers opportunities to enable self-optimizing design tools. Very much like self-driving cars that observe real-world interactions to improve their responses in different (local) driving conditions, AI-enhanced tools are able to learn and improve in (local) design environments after deployment.
Analog Design Needs To Change
It’s an exciting time to be involved in analog design! Innovation in analog design methodology has been flourishing with the introduction of new tools and improved methodologies. And this innovation is badly needed; analog design is getting tougher. Design schedules remain tight, and the technical challenges analog designers face continue to grow – especially when moving to advanced node technologies.
New Parasitic Extraction Requirements in Custom Design
Markets like 5G, biotechnology, AI, and automotive come with new challenges to parasitic extraction and closure. This article discusses the new parasitic extraction requirements in custom design for next generation SoCs.
Innovating Custom Design – Insights on Custom Routing
The Synopsys custom design user community is rapidly expanding. This growth has been driven by a new generation of custom circuit designers that need to produce results faster than is possible with aging design tools. Synopsys has taken a fresh approach to custom design and has delivered substantial innovations that make Custom Compiler™ 3-5X more productive than competing solutions.