- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Solutions
< Solutions
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Software Integrity
Partners
< Software Integrity
Blog
< main menu
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
DesignWare DDR5/4 PHY IP
The Synopsys DesignWare® DDR5/4 PHY is a complete physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications requiring high-performance DDR5/4 SDRAM interfaces operating at up to 6400 Mbps. The DesignWare DDR5/4 PHY is ideal for systems that require high-speed, high-performance, and high capacity memory solutions, typically using registered and load reduced memory modules (RDIMMs and LRDIMMs) with up to 4 physical ranks. Direct SDRAM on PCB systems are also supported.
Optimized for high performance, low latency, low area, low power, and ease of integration, the DesignWare DDR5/4 PHY is provided as a hard DDR PHY that is primarily delivered as GDSII including integrated application-specific DDR5/4 I/Os. Supporting the GDSII-based PHY is the RTL-based PHY Utility Block (PUB)that includes PHY control features such as read/write leveling, data eye training, per-bit data deskew control, PVT compensation, and support for production testing of the DDR5/4 PHY. The PUB also includes an embedded calibration processor to execute hardware-assisted, firmware-based training algorithms. The DDR5/4 PHY includes a DFI 5.0 interface to the memory controller and can be combined with Synopsys’ DDR5/4 controller for a complete DDR interface solution.
DesignWare DDR5/4 PHY IP Datasheet
Highlights
Products
Downloads and Documentation
- Supports JEDEC standard DDR5 and DDR4 SDRAMs
- High-performance DDR PHY supporting data rates up to 6400 Mbps
- PHY independent, firmware-based training using an embedded calibration processor
- Supports up to 4 trained states/ frequencies with <3μs switching time
- I/O receiver decision feedback equalization
- VT compensated delay lines for DQS centering, read/write 1D (DDR4) and 2D training (DDR5), and per-bit deskew on both read and write data paths
- DFI 5.0-compliant controller interface
- Designed for rapid integration with Synopsys memory controller for a complete DDR interface solution
| Description: | DDR5/4 PHY - SS 10LPP |
| Name: | dwc_ddr54_phy_ss10lpp |
| Version: | 1.21a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Unsubscribe |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDR5/4 PHY Interconnect Signal and Power Integrity Guidelines … ( PDF ) DesignWare Cores DDR5/4 PHY OCC implementation using internal PLL Application Note ( PDF ) DesignWare Cores DDR54 PHY PHYInit Software Overview Application Note ( PDF ) Databooks DesignWare Cores DDR5/4 PHY Databook for SS10LPP (PHY Version: 1.20a) ( PDF | HTML ) DesignWare Cores DDR5/4 PHY Utility Block Databook (PUB Version 1.01a) ( PDF | HTML ) Implementation Guide DesignWare Cores DDR5/4 PHY Implementation Guide (Version: 0.35a) ( PDF | HTML ) Release Notes DesignWare Cores DDR5/4 PHY Release Notes (PHY Version 1.20a) ( TXT ) |
| Download: | dwc_ddr54_phy_sams10lpp18 |
| Product Code: | D776-0 |
| Description: | DDR5/4 PHY - SS 7LPP |
| Name: | dwc_ddr54_phy_ss7lpp |
| Version: | 1.11a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Unsubscribe |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDR5/4 PHY Interconnect Signal and Power Integrity Guidelines … ( PDF ) DesignWare Cores DDR5/4 PHY OCC implementation using internal PLL Application Note ( PDF ) DesignWare Cores DDR54 PHY PHYInit Software Overview Application Note ( PDF ) Databooks DesignWare Cores DDR5/4 PHY Databook for SAMS7LPP18 (PHY Version:1.10a) ( PDF | HTML ) DesignWare Cores DDR5/4 PHY Utility Block Databook (PUB Version 1.01a) ( PDF | HTML ) Implementation Guide DesignWare Cores DDR5/4 PHY Implementation Guide (Version: 0.35a) ( PDF | HTML ) Release Notes DesignWare Cores DDR54 PHY Release Notes (PHY Version:1.10a) ( TXT ) |
| Download: | dwc_ddr54_phy_sams7lpp18 |
| Product Code: | D777-0 |
| Description: | DDR5/4 PHY - TSMC 12FFC |
| Name: | dwc_ddr54_phy_tsmc12ffc |
| Version: | 1.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Unsubscribe |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDR5/4 PHY Interconnect Signal and Power Integrity Guidelines … ( PDF ) DesignWare Cores DDR5/4 PHY Firmware Training Application Note ( PDF ) DesignWare Cores DDR5/4 PHY OCC implementation using internal PLL Application Note ( PDF ) DesignWare Cores DDR5/4 PHY coreKit User Guide (coreKit Version: 3.00a) ( PDF | HTML ) DesignWare Cores DDR54 PHY HSPICE Model for TSMC12FFC18 ( PDF ) DesignWare Cores DDR54 PHY PHYInit Software Overview Application Note ( PDF ) DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: … ( PDF ) Databooks DesignWare Cores DDR5/4 PHY Databook for TSMC12FFC18 (PHY Version: 1.00a) ( HTML | PDF ) DesignWare Cores DDR5/4 PHY Utility Block Databook (PUB Version: 3.00a) ( PDF | HTML ) Implementation Guide DesignWare Cores DDR5/4 PHY Implementation Guide (Version: 2.20a) ( PDF | HTML ) Release Notes DesignWare Cores DDR5/4 PHY Databook for TSMC12FFC18 Release Notes (PHY … ( TXT ) |
| Download: | DDR5-PHY_TSMC_12FFC |
| Product Code: | D779-0 |
| Description: | DDR5/4 PHY - TSMC 16FFC |
| Name: | dwc_ddr54_phy_tsmc16ffc |
| Version: | 1.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Unsubscribe |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDR5/4 PHY Interconnect Signal and Power Integrity Guidelines … ( PDF ) DesignWare Cores DDR5/4 PHY Firmware Training Application Note ( PDF ) DesignWare Cores DDR5/4 PHY HSPICE Model for TSMC16ffc18 ( PDF ) DesignWare Cores DDR5/4 PHY OCC implementation using internal PLL Application Note ( PDF ) DesignWare Cores DDR5/4 PHY coreKit User Guide (coreKit Version: 3.00a) ( PDF | HTML ) DesignWare Cores DDR54 PHY PHYInit Software Overview Application Note ( PDF ) DesignWare Cores DDRn PHY Diagnostics Firmware Application Note (FW Version: … ( PDF ) Databooks DesignWare Cores DDR5/4 PHY Databook for TSMC16FFC18 (PHY Version: 1.00a) ( PDF | HTML ) DesignWare Cores DDR5/4 PHY Utility Block Databook (PUB Version: 3.00a) ( PDF | HTML ) Implementation Guide DesignWare Cores DDR5/4 PHY Implementation Guide (Version: 2.20a) ( PDF | HTML ) Release Notes DesignWare Cores DDR5/4 PHY Databook for TSMC16FFC18 Release Notes (PHY … ( TXT ) |
| Download: | DDR5-PHY_TSMC_16FFC |
| Product Code: | D778-0 |
| Description: | DDR5/4 PHY - TSMC N5 |
| Name: | dwc_ddr54_phy_tsmc5ff12 |
| Version: | 2.30b |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Unsubscribe |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDR5/4 PHY Interconnect Signal and Power Integrity Guidelines … ( PDF ) DesignWare Cores DDR5/4 PHY Firmware Training Application Note ( PDF ) DesignWare Cores DDR5/4 PHY OCC implementation using internal PLL Application Note ( PDF ) DesignWare Cores DDR5/4 PHY coreKit User Guide (coreKit Version: 3.00a) ( PDF | HTML ) DesignWare Cores DDR54 PHY HSPICE Model for tsmc5ffp12 ( PDF ) DesignWare Cores DDR54 PHY PHYInit Software Overview Application Note ( PDF ) Databooks DesignWare Cores DDR5/4 PHY Databook for TSMC5FFP12 (1.10a) ( HTML | PDF ) DesignWare Cores DDR5/4 PHY Utility Block Databook (PUB) Databook (3.10b) ( HTML | PDF ) Implementation Guide DesignWare Cores DDR5/4 PHY Implementation Guide (Version: 2.20a) ( PDF | HTML ) Release Notes DesignWare Cores DDR54 PHY Release Notes for TSMC5FFP12 (PHY Version:1.10a) ( TXT ) |
| Download: | dwc_ddr54_phy_tsmc5ff12 |
| Product Code: | E378-0 |
| Description: | DDR5/4 PHY - TSMC N7 |
| Name: | dwc_ddr54_phy_tsmc7ff18 |
| Version: | 1.30a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Unsubscribe |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDR5/4 PHY Interconnect Signal and Power Integrity Guidelines … ( PDF ) DesignWare Cores DDR5/4 PHY OCC implementation using internal PLL Application Note ( PDF ) DesignWare Cores DDR54 PHY PHYInit Software Overview Application Note ( PDF ) Databooks DesignWare Cores DDR5/4 PHY Databook for TSMC7FF18 (PHY Version: 1.30a) ( PDF | HTML ) DesignWare Cores DDR5/4 PHY Utility Block Databook (PUB Version 1.01a) ( PDF | HTML ) Implementation Guide DesignWare Cores DDR5/4 PHY Implementation Guide (Version: 2.20a) ( PDF | HTML ) Release Notes DesignWare Cores DDR54 PHY Release Notes (PHY Version: 1.30a) ( TXT ) |
| Download: | dwc_ddr54_phy_tsmc7ff18 |
| Product Code: | D220-0 |
| Description: | DDR5/4 PHY V2 - TSMC N7 |
| Name: | dwc_ddr54_phy_v2_tsmc7ff18 |
| Version: | 2.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks DesignWare Cores DDR5/4 PHY V2 Databook for TSMC7FF18 (PHY Version: 2.00a) ( PDF | HTML ) DesignWare Cores DDR5/4 PHY V2 Utility Block Databook (PUB Version: 4.00a) ( PDF | HTML ) Implementation Guide DesignWare Cores DDR5/4 PHY Implementation Guide (Version: 2.20a) ( PDF | HTML ) Release Notes DesignWare Cores DDR54 V2 PHY Release Notes (PHY Version: 2.00a) ( TXT ) |
| Download: | dwc_ddr54_phy_v2_tsmc7ff18 |
| Product Code: | F450-0 |