Download Brochure

Contact Sales

< Silicon Design & Verification

Solutions

Design Verification Cloud Platform Optics and Photonics

< Silicon Design & Verification

Community

Community SNUG Partners Academic Programs Company Blogs

< Silicon IP

Resources

+ Read + Watch + Community

< Software Integrity

Solutions

By Need By Industry

All Products & Services

DesignWare DDR5/4 PHY IP

The Synopsys DesignWare® DDR5/4 PHY is a complete physical layer IP interface (PHY) solution for ASIC, ASSP, and system-on-chip (SoC) applications requiring high-performance DDR5/4 SDRAM interfaces operating at up to 6400 Mbps. The DesignWare DDR5/4 PHY is ideal for systems that require high-speed, high-performance, and high capacity memory solutions, typically using registered and load reduced memory modules (RDIMMs and LRDIMMs) with up to 4 physical ranks. Direct SDRAM on PCB systems are also supported.

Optimized for high performance, low latency, low area, low power, and ease of integration, the DesignWare DDR5/4 PHY is provided as a hard DDR PHY that is primarily delivered as GDSII including integrated application-specific DDR5/4 I/Os. Supporting the GDSII-based PHY is the RTL-based PHY Utility Block (PUB)that includes PHY control features such as read/write leveling, data eye training, per-bit data deskew control, PVT compensation, and support for production testing of the DDR5/4 PHY. The PUB also includes an embedded calibration processor to execute hardware-assisted, firmware-based training algorithms. The DDR5/4 PHY includes a DFI 5.0 interface to the memory controller and can be combined with Synopsys’ DDR5/4 controller for a complete DDR interface solution.

DesignWare DDR5/4 PHY IP Datasheet

Highlights

Products

Downloads and Documentation

Supports JEDEC standard DDR5 and DDR4 SDRAMs
High-performance DDR PHY supporting data rates up to 6400 Mbps
PHY independent, firmware-based training using an embedded calibration processor
Supports up to 4 trained states/ frequencies with <3μs switching time
I/O receiver decision feedback equalization
VT compensated delay lines for DQS centering, read/write 1D (DDR4) and 2D training (DDR5), and per-bit deskew on both read and write data paths
DFI 5.0-compliant controller interface
Designed for rapid integration with Synopsys memory controller for a complete DDR interface solution

DDR5/4 PHY - SS 10LPP	STARs	Subscribe
DDR5/4 PHY - SS 7LPP	STARs	Subscribe
DDR5/4 PHY - TSMC 12FFC	STARs	Subscribe
DDR5/4 PHY - TSMC 16FFC	STARs	Subscribe
DDR5/4 PHY - TSMC N7	STARs	Subscribe
LPDDR5/4/4X PHY - TSMC 12FFC	STARs	Subscribe

Description:	DDR5/4 PHY - SS 10LPP
Name:	dwc_ddr54_phy_ss10lpp
Version:	1.00a
STARs:	Open and/or Closed STARs
myDesignWare:	Subscribe for Notifications
Product Type:	DesignWare Cores
Documentation:	Show Documents... Hide Documents... Application Notes DesignWare Cores DDR5/4 PHY Interconnect Signal and Power Integrity Guidelines DesignWare Cores DDR54 PHY PHYInit Software Overview Application Note Databooks DesignWare Cores DDR5/4 PHY Databook DesignWare Cores DDR5/4 PHY Utility Block Databook (PUB) Implementation Guide DesignWare Cores DDR5/4 PHY Implementation Guide Release Notes DesignWare Cores DDR5/4 PHY Release Notes
Download:	DDR5-PHY_SS_10LPP
Product Code:	D776-0

Description:	DDR5/4 PHY - SS 7LPP
Name:	dwc_ddr54_phy_ss7lpp
Version:	1.00a
STARs:	Open and/or Closed STARs
myDesignWare:	Subscribe for Notifications
Product Type:	DesignWare Cores
Documentation:	Show Documents... Hide Documents... Application Notes DesignWare Cores DDR5/4 PHY Interconnect Signal and Power Integrity Guidelines DesignWare Cores DDR5/4 PHY HSPICE Model for ss7lpp18 DesignWare Cores DDR54 PHY PHYInit Software Overview Application Note Databooks DesignWare Cores DDR5/4 PHY Databook DesignWare Cores DDR5/4 PHY Utility Block Databook (PUB) Implementation Guide DesignWare Cores DDR5/4 PHY Implementation Guide Release Notes DesignWare Cores DDR54 PHY Release Notes
Download:	DDR5-PHY_SS_7LPP
Product Code:	D777-0

Description:	DDR5/4 PHY - TSMC 12FFC
Name:	dwc_ddr54_phy_tsmc12ffc
Version:	1.00a
STARs:	Open and/or Closed STARs
myDesignWare:	Subscribe for Notifications
Product Type:	DesignWare Cores
Documentation:	Show Documents... Hide Documents... Application Notes DesignWare Cores DDR5/4 PHY Interconnect Signal and Power Integrity Guidelines DesignWare Cores DDR5/4 PHY Firmware Training Application Note DesignWare Cores DDR5/4 PHY ZEBU Emulation Compilation Application Note DesignWare Cores DDR5/4 PHY coreKit User Guide DesignWare Cores DDR54 PHY HSPICE Model for TSMC12FFC18 DesignWare Cores DDR54 PHY PHYInit Software Overview Application Note DesignWare Cores DDRn PHY Diagnostics Firmware Application Note Databooks DesignWare Cores DDR5/4 PHY Databook DesignWare Cores DDR5/4 PHY Utility Block Databook (PUB) Implementation Guide DesignWare Cores DDR5/4 PHY Implementation Guide Release Notes DesignWare Cores DDR5/4 PHY Release Notes
Download:	DDR5-PHY_TSMC_12FFC
Product Code:	D779-0

Description:	DDR5/4 PHY - TSMC 16FFC
Name:	dwc_ddr54_phy_tsmc16ffc
Version:	1.00a
STARs:	Open and/or Closed STARs
myDesignWare:	Subscribe for Notifications
Product Type:	DesignWare Cores
Documentation:	Show Documents... Hide Documents... Application Notes DesignWare Cores DDR5/4 PHY Interconnect Signal and Power Integrity Guidelines DesignWare Cores DDR5/4 PHY Firmware Training Application Note DesignWare Cores DDR5/4 PHY HSPICE Model for TSMC16ffc18 DesignWare Cores DDR5/4 PHY ZEBU Emulation Compilation Application Note DesignWare Cores DDR5/4 PHY coreKit User Guide DesignWare Cores DDR54 PHY PHYInit Software Overview Application Note DesignWare Cores DDRn PHY Diagnostics Firmware Application Note Databooks DesignWare Cores DDR5/4 PHY Databook DesignWare Cores DDR5/4 PHY Utility Block Databook (PUB) Implementation Guide DesignWare Cores DDR5/4 PHY Implementation Guide Release Notes DesignWare Cores DDR5/4 PHY Release Notes
Download:	DDR5-PHY_TSMC_16FFC
Product Code:	D778-0

Description:	DDR5/4 PHY - TSMC N7
Name:	dwc_ddr54_phy_tsmc7ff18
Version:	1.10a
STARs:	Open and/or Closed STARs
myDesignWare:	Subscribe for Notifications
Product Type:	DesignWare Cores
Documentation:	Show Documents... Hide Documents... Application Notes DesignWare Cores DDR5/4 PHY Interconnect Signal and Power Integrity Guidelines DesignWare Cores DDR54 PHY PHYInit Software Overview Application Note Databooks DesignWare Cores DDR5/4 PHY Databook DesignWare Cores DDR5/4 PHY Utility Block Databook (PUB) Implementation Guide DesignWare Cores DDR5/4 PHY Implementation Guide Release Notes DesignWare Cores DDR54 PHY Release Notes
Download:	DDR5-4-PHY_TSMC_N7
Product Code:	D220-0

Description:	LPDDR5/4/4X PHY - TSMC 12FFC
Name:	dwc_lpddr54_phy_tsmc12ffc
Version:	2.00a-ew
STARs:	Open and/or Closed STARs
myDesignWare:	Subscribe for Notifications
Product Type:	DesignWare Cores
Documentation:	Show Documents... Hide Documents... Application Notes DesignWare Cores LPDDR5/4/4X PHY Interconnect Signal and Power Integrity Guidelines DesignWare Cores LPDDR5/4/4X PHY coreKit User Guide DesignWare Cores LPDDR54 PHY HSPICE Model for TSMC12FFC18 DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … Databooks DesignWare Cores LPDDR5/4/4X PHY Databook DesignWare Cores LPDDR5/4/4X PHY Utility Block Databook (PUB) Implementation Guide DesignWare Cores LPDDR5/4/4X PHY Implementation Guide Release Notes DesignWare Cores LPDDR5/4/4X PHY Release Notes
Download:	LPDDR5-4-PHY_TSMC_12FFC
Product Code:	D774-0