- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare Mobile Devices< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
Software Security Professional Services
Embedded Software Testing Insider Threat Detection Red Teaming Secure Coding Guidelines Software Architecture & Design Thick Client Testing< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
Community
Community Overview< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
Synplify Premier
Accelerate Implementation of FPGA Designs and FPGA-based Prototypes
Synplify Premier® is the industry's most advanced FPGA design and debug environment. The Synplify synthesis tools provide fast runtime, performance, area optimization for cost and power reduction, multi-FPGA vendor support, incremental and team-design capabilities for faster FPGA design development. Synplify Premier includes features that automate the creation of highly reliable designs such as those used in medical, automotive, industrial automation, communications, military and aerospace applications.
Premier includes Identify Instrumentor to provide an easy-to-use method for finding functional errors in FPGA designs that are operating on the board. The solution offers simulator like visibility into the implemented FPGA hardware and view actual signal values from an operating FPGA, directly superimposed on RTL code. In this way, users can perform in-system debug at the target operating speed.
Premier is designed to accept optimized RTL, 3rd party, and internally/previously developed IP allowing broad design exploration and faster implementation.
FPGA Design Flows Must Understand IP From Many Sources
In addition, Synplify integrates support for DesignWare® IP, Identify RTL Debugger, VCS® high-performance functional verification and an ASIC compatible synthesis flow for the creation of FPGA-based prototypes.
The Synplify Premier features:
- Automated gated clock conversion for FPGA-based prototyping support
- Integrated Identify RTL Debugger to quickly find functional errors
- Automated design for high reliability and safety-critical design including DO-254, ISO 26262 and IEC 61508
- Integration with VCS Simulator and direct support for DesignWare IP
- Best quality of results (QoR) for timing performance and area/cost reduction
- Distributed synthesis with support for single or multiple machine synthesis
- Accelerated runtimes delivering up to 3X runtimes with support for up to 4 processors per license
- Automatic memory and DSP inferencing provides optimal area, power and timing quality of results
- Broad language support with VHDL, Verilog, SystemVerilog, VHDL-2008 and mixed language synthesis
- Advanced design debug and diagnosis through HDL Analyst and hierarchical debug flows
For a detailed comparison of the features available in each tool, see the Synplify Feature Comparison Chart.